reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
 4130     OVT = Node->getOperand(0).getSimpleValueType();
 4133     OVT = Node->getOperand(2).getSimpleValueType();
 4134   MVT NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
 4150                                         OVT.getSizeInBits());
 4162                                           OVT.getSizeInBits(), dl, NVT));
 4164     Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp1));
 4168     unsigned DiffBits = NVT.getSizeInBits() - OVT.getSizeInBits();
 4176     Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp1));
 4196     if (OVT.isVector()) {
 4199       assert(OVT.isInteger()
 4209     Tmp2 = DAG.getNode(TruncOp, dl, OVT, Tmp1);
 4231     if (OVT.isVector()) {
 4235       assert(OVT.isInteger() && "Cannot promote logic operation");
 4257     Results.push_back(DAG.getNode(TruncOp, dl, OVT, Tmp1));
 4270     unsigned OriginalSize = OVT.getScalarSizeInBits();
 4274     Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp1));
 4275     Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp2));
 4314     Tmp1 = ShuffleWithNarrowerEltType(NVT, OVT, dl, Tmp1, Tmp2, Mask);
 4315     Tmp1 = DAG.getNode(ISD::BITCAST, dl, OVT, Tmp1);
 4358     Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT,
 4366         DAG.getNode(ISD::FP_ROUND, dl, OVT,
 4382     Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT,
 4404     Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT,
 4408     MVT EltVT = OVT.getVectorElementType();
 4417     assert(NVT.isVector() && OVT.getSizeInBits() == NVT.getSizeInBits() &&
 4431     SDValue CvtVec = DAG.getNode(ISD::BITCAST, SL, OVT, Concat);
 4436     MVT EltVT = OVT.getVectorElementType();
 4450     assert(NVT.isVector() && OVT.getSizeInBits() == NVT.getSizeInBits() &&
 4480     MVT EltVT = OVT.getVectorElementType();
 4496     assert(NVT.isVector() && OVT.getSizeInBits() == NVT.getSizeInBits() &&
 4526     Results.push_back(DAG.getNode(ISD::BITCAST, SL, OVT, NewVec));
 4530     MVT EltVT = OVT.getVectorElementType();
 4549     for (unsigned I = 1, NElts = OVT.getVectorNumElements(); I != NElts; ++I)
 4553     SDValue CvtVec = DAG.getNode(ISD::BITCAST, SL, OVT, Concat);
 4561     assert(NVT.getSizeInBits() == OVT.getSizeInBits() &&
 4571     Results.push_back(DAG.getNode(ISD::BITCAST, SL, OVT, NewAtomic));