|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
include/llvm/CodeGen/SelectionDAGNodes.h 946 inline uint64_t getConstantOperandVal(unsigned Num) const;
References
include/llvm/CodeGen/SelectionDAGNodes.h 1175 return Node->getConstantOperandVal(i);
lib/CodeGen/SelectionDAG/DAGCombiner.cpp13018 const bool NIsTrunc = N->getConstantOperandVal(1) == 1;
14634 Shift = User->getConstantOperandVal(1);
18261 unsigned IndexValScaled = N->getConstantOperandVal(1) * SrcDestRatio;
18280 unsigned Idx = N->getConstantOperandVal(1);
lib/CodeGen/SelectionDAG/InstrEmitter.cpp 822 CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp 1129 unsigned Scale = Node->getConstantOperandVal(2);
4206 Node->getConstantOperandVal(3));
lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp 780 N->getConstantOperandVal(3));
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp 1102 N->getConstantOperandVal(3));
2877 uint64_t Scale = N->getConstantOperandVal(2);
lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp 292 const unsigned Align = N->getConstantOperandVal(3);
lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp 458 unsigned Scale = Node->getConstantOperandVal(2);
lib/CodeGen/SelectionDAG/SelectionDAG.cpp 1903 const MaybeAlign MA(Node->getConstantOperandVal(3));
8097 uint64_t Offset = N.getConstantOperandVal(1);
lib/CodeGen/SelectionDAG/TargetLowering.cpp 6974 unsigned Scale = Node->getConstantOperandVal(2);
lib/Target/AArch64/AArch64ISelLowering.cpp 7657 uint64_t Val = N->getConstantOperandVal(1);
9225 uint64_t TruncMask = N->getConstantOperandVal(1);
9718 ShiftAmount = N->getConstantOperandVal(1);
10709 int64_t Offset = St.getBasePtr()->getConstantOperandVal(1);
lib/Target/AMDGPU/SIISelLowering.cpp 4471 (SetCC->getConstantOperandVal(1) == 1 &&
6125 unsigned IndexOperand = M->getConstantOperandVal(7);
6126 unsigned WaveRelease = M->getConstantOperandVal(8);
6127 unsigned WaveDone = M->getConstantOperandVal(9);
8450 uint32_t Sel = getConstantPermuteMask(N->getConstantOperandVal(1));
10082 if (D16Idx >= 0 && Node->getConstantOperandVal(D16Idx))
10088 unsigned OldDmask = Node->getConstantOperandVal(DmaskIdx);
10092 bool UsesTFC = (Node->getConstantOperandVal(TFEIdx) ||
10093 Node->getConstantOperandVal(LWEIdx)) ? 1 : 0;
10125 Lane = SubIdx2Lane(I->getConstantOperandVal(1));
lib/Target/ARM/ARMISelDAGToDAG.cpp 998 MemN->getConstantOperandVal(MemN->getNumOperands() - 1) == 1)) {
lib/Target/Hexagon/HexagonISelDAGToDAG.cpp 1780 uint64_t MulFactor = 1ull << N->getConstantOperandVal(1);
lib/Target/Mips/MipsISelLowering.cpp 2151 llvm::MaybeAlign(Node->getConstantOperandVal(3)).valueOrOne();
lib/Target/Mips/MipsSEISelDAGToDAG.cpp 904 uint64_t Pos = Node->getConstantOperandVal(1);
905 uint64_t Size = Node->getConstantOperandVal(2);
lib/Target/Mips/MipsSEISelLowering.cpp 1614 if (Op->getConstantOperandVal(3) >= EltTy.getSizeInBits())
1617 Op->getConstantOperandVal(3) + 1);
1629 if (Op->getConstantOperandVal(3) >= EltTy.getSizeInBits())
1632 Op->getConstantOperandVal(3) + 1);
lib/Target/PowerPC/PPCISelDAGToDAG.cpp 5169 int Elt = N->getConstantOperandVal(0);
5170 int EltSize = N->getConstantOperandVal(1);
6229 if (N->getConstantOperandVal(1) != 0 ||
6230 N->getConstantOperandVal(2) != 32)
6492 int Offset = N->getConstantOperandVal(FirstOp);
lib/Target/PowerPC/PPCISelLowering.cpp13477 uint64_t Val64 = SignExtend64(N->getConstantOperandVal(1),
13555 RightShift->getConstantOperandVal(1) != 32 ||
lib/Target/RISCV/RISCVISelDAGToDAG.cpp 246 N->getConstantOperandVal(OffsetOpIdx) != 0)
lib/Target/WebAssembly/WebAssemblyISelLowering.cpp 1332 Index->getConstantOperandVal(1) != I)
lib/Target/X86/X86ISelDAGToDAG.cpp 425 uint64_t Index = N->getConstantOperandVal(1);
433 uint64_t Index = N->getConstantOperandVal(2);
1013 if (N->getConstantOperandVal(1))
1071 if (N->getConstantOperandVal(2))
1258 unsigned SubRegIdx = N->getConstantOperandVal(2);
2642 CC = static_cast<X86::CondCode>(N->getConstantOperandVal(1));
2644 CC = static_cast<X86::CondCode>(N->getConstantOperandVal(0));
2646 CC = static_cast<X86::CondCode>(N->getConstantOperandVal(5));
2649 CC = static_cast<X86::CondCode>(N->getConstantOperandVal(2));
2652 CC = static_cast<X86::CondCode>(N->getConstantOperandVal(6));
2798 X86::CondCode CC = (X86::CondCode)UI->getConstantOperandVal(CCOpNo);
4363 unsigned IntNo = Node->getConstantOperandVal(1);
lib/Target/X86/X86ISelLowering.cpp 6455 int BitLen = N->getConstantOperandVal(1);
6456 int BitIdx = N->getConstantOperandVal(2);
6466 int BitLen = N->getConstantOperandVal(2);
6467 int BitIdx = N->getConstantOperandVal(3);
7374 uint64_t SubIdx = N->getConstantOperandVal(2);
7385 uint64_t SrcIdx = N->getConstantOperandVal(1);
28254 unsigned IntNo = N->getConstantOperandVal(1);
36105 int ExtractIdx = (int)N->getConstantOperandVal(1);
36126 int SrcIdx = Mask[N->getConstantOperandVal(1)];
36498 unsigned MaskIdx = Use->getConstantOperandVal(1);
37504 CC0 = (X86::CondCode)SetCC0->getConstantOperandVal(0);
37505 CC1 = (X86::CondCode)SetCC1->getConstantOperandVal(0);
37584 X86::CondCode CC = (X86::CondCode)N->getConstantOperandVal(2);
39531 X86::CondCode(N->getConstantOperandVal(0)) == X86::COND_E &&
41725 X86::CondCode(LHS->getConstantOperandVal(0)));
43072 X86::CondCode CC = X86::CondCode(N->getConstantOperandVal(0));
43087 X86::CondCode CC = X86::CondCode(N->getConstantOperandVal(2));
43305 CC = (X86::CondCode)User->getConstantOperandVal(0);
43308 CC = (X86::CondCode)User->getConstantOperandVal(2);
43311 CC = (X86::CondCode)User->getConstantOperandVal(2);
43347 X86::CondCode CC = (X86::CondCode)User->getConstantOperandVal(CCOpNo);
44414 uint64_t IdxVal = N->getConstantOperandVal(2);
44654 if ((N->getConstantOperandVal(1) % DestSrcRatio) == 0 &&
44656 unsigned IndexValScaled = N->getConstantOperandVal(1) / DestSrcRatio;