|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenDAGISel.inc111603 /*249177*/ /*SwitchOpcode*/ 37|128,4/*549*/, TARGET_VAL(ISD::MLOAD),// ->249730
gen/lib/Target/ARM/ARMGenDAGISel.inc45602 /*101092*/ /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::MLOAD),// ->101490
gen/lib/Target/X86/X86GenDAGISel.inc205500 /*415908*/ /*SwitchOpcode*/ 7|128,35/*4487*/, TARGET_VAL(ISD::MLOAD),// ->420399
229100 /*467564*/ OPC_CheckOpcode, TARGET_VAL(ISD::MLOAD),
include/llvm/CodeGen/SelectionDAGNodes.h 1425 N->getOpcode() == ISD::MLOAD ||
2304 return getOperand(getOpcode() == ISD::MLOAD ? 1 : 2);
2307 return getOperand(getOpcode() == ISD::MLOAD ? 2 : 3);
2311 return N->getOpcode() == ISD::MLOAD ||
2324 : MaskedLoadStoreSDNode(ISD::MLOAD, Order, dl, VTs, MemVT, MMO) {
2338 return N->getOpcode() == ISD::MLOAD;
lib/CodeGen/SelectionDAG/DAGCombiner.cpp 1599 case ISD::MLOAD: return visitMLOAD(N);
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp 71 case ISD::MLOAD: Res = PromoteIntRes_MLOAD(cast<MaskedLoadSDNode>(N));
1182 case ISD::MLOAD: Res = PromoteIntOp_MLOAD(cast<MaskedLoadSDNode>(N),
lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp 862 case ISD::MLOAD:
2725 case ISD::MLOAD:
lib/CodeGen/SelectionDAG/SelectionDAG.cpp 561 case ISD::MLOAD: {
6971 AddNodeIDNode(ID, ISD::MLOAD, VTs, Ops);
lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp 361 case ISD::MLOAD: return "masked_load";
lib/Target/ARM/ARMISelLowering.cpp 262 setOperationAction(ISD::MLOAD, VT, Custom);
317 setOperationAction(ISD::MLOAD, VT, Custom);
9224 case ISD::MLOAD:
lib/Target/X86/X86ISelLowering.cpp 1250 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom);
1403 setOperationAction(ISD::MLOAD, VT, Custom);
1506 setOperationAction(ISD::MLOAD, VT, Legal);
1674 setOperationAction(ISD::MLOAD, VT, Legal);
1712 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom);
1860 setTargetDAGCombine(ISD::MLOAD);
27776 case ISD::MLOAD: return LowerMLOAD(Op, Subtarget, DAG);
44929 case ISD::MLOAD: return combineMaskedLoad(N, DAG, DCI, Subtarget);