|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc 7314 case X86::DF: OpKind = MCK_DFCCR; break;
gen/lib/Target/X86/X86GenInstrInfo.inc16584 static const MCPhysReg ImplicitList22[] = { X86::DF, 0 };
16586 static const MCPhysReg ImplicitList24[] = { X86::EDI, X86::ESI, X86::DF, 0 };
16604 static const MCPhysReg ImplicitList42[] = { X86::DX, X86::EDI, X86::DF, 0 };
16613 static const MCPhysReg ImplicitList51[] = { X86::ESI, X86::DF, 0 };
16630 static const MCPhysReg ImplicitList68[] = { X86::DX, X86::ESI, X86::DF, 0 };
16638 static const MCPhysReg ImplicitList76[] = { X86::ESP, X86::EFLAGS, X86::DF, 0 };
16639 static const MCPhysReg ImplicitList77[] = { X86::RSP, X86::EFLAGS, X86::DF, 0 };
16641 static const MCPhysReg ImplicitList79[] = { X86::ECX, X86::DF, 0 };
16653 static const MCPhysReg ImplicitList91[] = { X86::AL, X86::EDI, X86::DF, 0 };
16655 static const MCPhysReg ImplicitList93[] = { X86::EAX, X86::EDI, X86::DF, 0 };
16656 static const MCPhysReg ImplicitList94[] = { X86::RAX, X86::EDI, X86::DF, 0 };
16657 static const MCPhysReg ImplicitList95[] = { X86::AX, X86::EDI, X86::DF, 0 };
16660 static const MCPhysReg ImplicitList98[] = { X86::RAX, X86::RDI, X86::DF, 0 };
16661 static const MCPhysReg ImplicitList99[] = { X86::EAX, X86::ECX, X86::EFLAGS, X86::DF, 0 };
16662 static const MCPhysReg ImplicitList100[] = { X86::RAX, X86::EFLAGS, X86::DF, 0 };
16663 static const MCPhysReg ImplicitList101[] = { X86::EAX, X86::ECX, X86::EDX, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::FP7, X86::ST0, X86::ST1, X86::ST2, X86::ST3, X86::ST4, X86::ST5, X86::ST6, X86::ST7, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, X86::DF, 0 };
16664 static const MCPhysReg ImplicitList102[] = { X86::RAX, X86::RCX, X86::RDX, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::FP7, X86::ST0, X86::ST1, X86::ST2, X86::ST3, X86::ST4, X86::ST5, X86::ST6, X86::ST7, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, X86::DF, 0 };
gen/lib/Target/X86/X86GenRegisterInfo.inc 1154 { X86::DF },
1843 X86::DF,
lib/Target/X86/X86ISelLowering.cpp31226 assert(Push->getOperand(3).getReg() == X86::DF &&
46001 return std::make_pair(X86::DF, &X86::DFCCRRegClass);