|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc19281 { 14303 /* vpor */, X86::VPORYrr, Convert__Reg1_2__Reg1_1__Reg1_0, AMFBS_None, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
33650 { 14303 /* vpor */, X86::VPORYrr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
gen/lib/Target/X86/X86GenDAGISel.inc47208 /* 98955*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORYrr), 0,
47228 /* 98992*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORYrr), 0,
47248 /* 99029*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORYrr), 0,
47268 /* 99066*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORYrr), 0,
gen/lib/Target/X86/X86GenEVEX2VEXTables.inc 1115 { X86::VPORDZ256rr, X86::VPORYrr },
1117 { X86::VPORQZ256rr, X86::VPORYrr },
gen/lib/Target/X86/X86GenFastISel.inc 7273 return fastEmitInst_rr(X86::VPORYrr, &X86::VR256RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
7312 return fastEmitInst_rr(X86::VPORYrr, &X86::VR256RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
7348 return fastEmitInst_rr(X86::VPORYrr, &X86::VR256RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
7390 return fastEmitInst_rr(X86::VPORYrr, &X86::VR256RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/X86/X86GenGlobalISel.inc 5194 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORYrr,
5330 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORYrr,
5429 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORYrr,
5499 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORYrr,
lib/Target/X86/X86InstrFoldTables.cpp 2522 { X86::VPORYrr, X86::VPORYrm, 0 },
lib/Target/X86/X86InstrInfo.cpp 6216 { X86::VORPSYrr, X86::VORPDYrr, X86::VPORYrr },
7313 case X86::VPORYrr:
lib/Target/X86/X86SpeculativeLoadHardening.cpp 2071 TII->get(Is128Bit ? X86::VPORrr : X86::VPORYrr), TmpReg)