|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc19311 { 14314 /* vporq */, X86::VPORQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, AMFBS_None, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
33679 { 14314 /* vporq */, X86::VPORQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
gen/lib/Target/X86/X86GenDAGISel.inc47200 /* 98940*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORQZ128rr), 0,
47300 /* 99125*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORQZ128rr), 0,
47320 /* 99162*/ OPC_MorphNodeTo1, TARGET_VAL(X86::VPORQZ128rr), 0,
gen/lib/Target/X86/X86GenEVEX2VEXTables.inc 605 { X86::VPORQZ128rr, X86::VPORrr },
gen/lib/Target/X86/X86GenFastISel.inc 7252 return fastEmitInst_rr(X86::VPORQZ128rr, &X86::VR128XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
7291 return fastEmitInst_rr(X86::VPORQZ128rr, &X86::VR128XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
7369 return fastEmitInst_rr(X86::VPORQZ128rr, &X86::VR128XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/X86/X86GenGlobalISel.inc 5103 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORQZ128rr,
5301 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORQZ128rr,
5411 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::VPORQZ128rr,
lib/Target/X86/X86InstrFoldTables.cpp 2519 { X86::VPORQZ128rr, X86::VPORQZ128rm, 0 },
5374 { X86::VPORQZ128rr, X86::VPORQZ128rmb, TB_BCAST_Q },
lib/Target/X86/X86InstrInfo.cpp 6293 { X86::VORPSZ128rr, X86::VORPDZ128rr, X86::VPORQZ128rr, X86::VPORDZ128rr },
6524 { X86::VORPSrr, X86::VORPDrr, X86::VPORQZ128rr, X86::VPORDZ128rr },
6646 case X86::VPORQZ128rr: case X86::VPORQZ128rm:
6769 case X86::VPORQZ128rr: case X86::VPORQZ128rm:
7317 case X86::VPORQZ128rr:
lib/Target/X86/X86SpeculativeLoadHardening.cpp 2100 unsigned OrOp = Is128Bit ? X86::VPORQZ128rr