|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc10417 { 7688 /* subb */, X86::SUB8rr, Convert__Reg1_1__Tie0_2_2__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },
25004 { 7684 /* sub */, X86::SUB8rr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GR8, MCK_GR8 }, },
gen/lib/Target/X86/X86GenDAGISel.inc39616 /* 82934*/ OPC_MorphNodeTo2, TARGET_VAL(X86::SUB8rr), 0,
44391 /* 92851*/ OPC_MorphNodeTo2, TARGET_VAL(X86::SUB8rr), 0,
gen/lib/Target/X86/X86GenFastISel.inc 8143 return fastEmitInst_rr(X86::SUB8rr, &X86::GR8RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/X86/X86GenGlobalISel.inc 1655 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/X86::SUB8rr,
lib/Target/X86/X86FlagsCopyLowering.cpp 985 Sub = X86::SUB8rr;
lib/Target/X86/X86ISelDAGToDAG.cpp 4560 case ISD::SUB: ROpc = X86::SUB8rr; MOpc = X86::SUB8rm; break;
lib/Target/X86/X86InstrFoldTables.cpp 239 { X86::SUB8rr, X86::SUB8mr, 0 },
1519 { X86::SUB8rr, X86::SUB8rm, 0 },
lib/Target/X86/X86InstrInfo.cpp 3309 case X86::SUB8rr:
3369 (FlagI.getOpcode() == X86::CMP8rr && OI.getOpcode() == X86::SUB8rr)) &&
3423 case X86::SUB16rr: case X86::SUB8rr: case X86::SUB64rm:
3573 case X86::SUB8rr: {
3587 case X86::SUB8rr: NewOpcode = X86::CMP8rr; break;
lib/Target/X86/X86MacroFusion.cpp 133 case X86::SUB8rr:
lib/Target/X86/X86SpeculativeLoadHardening.cpp 1329 case X86::SUB8rr: case X86::SUB8ri: