|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenInstrInfo.inc18046 { 358, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #358 = ADD_Fp32m
18053 { 365, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #365 = ADD_FpI16m32
18056 { 368, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #368 = ADD_FpI32m32
18563 { 875, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #875 = DIVR_Fp32m
18568 { 880, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #880 = DIVR_FpI16m32
18571 { 883, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #883 = DIVR_FpI32m32
18590 { 902, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #902 = DIV_Fp32m
18597 { 909, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #909 = DIV_FpI16m32
18600 { 912, 7, 1, 0, 125, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #912 = DIV_FpI32m32
19559 { 1871, 7, 1, 0, 236, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #1871 = MUL_Fp32m
19566 { 1878, 7, 1, 0, 236, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #1878 = MUL_FpI16m32
19569 { 1881, 7, 1, 0, 236, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #1881 = MUL_FpI32m32
20495 { 2807, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2807 = SUBR_Fp32m
20500 { 2812, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2812 = SUBR_FpI16m32
20503 { 2815, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2815 = SUBR_FpI32m32
20522 { 2834, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2834 = SUB_Fp32m
20529 { 2841, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2841 = SUB_FpI16m32
20532 { 2844, 7, 1, 0, 29, 0|(1ULL<<MCID::MayLoad), 0x600000ULL, ImplicitList12, ImplicitList13, OperandInfo94, -1 ,nullptr }, // Inst #2844 = SUB_FpI32m32