|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/X86/X86GenAsmMatcher.inc 9041 { 3884 /* leaq */, X86::LEA64r, Convert__Reg1_1__Mem5_0, AMFBS_None, { MCK_Mem, MCK_GR64 }, },
23612 { 3875 /* lea */, X86::LEA64r, Convert__Reg1_0__Mem5_1, AMFBS_None, { MCK_GR64, MCK_Mem }, },
gen/lib/Target/X86/X86GenDAGISel.inc19552 /* 39445*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
32418 /* 67296*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
42736 /* 89368*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
44223 /* 92529*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
45132 /* 94463*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
54910 /*116388*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
54935 /*116448*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
54951 /*116488*/ OPC_MorphNodeTo1, TARGET_VAL(X86::LEA64r), 0,
gen/lib/Target/X86/X86GenInstrInfo.inc49346 case X86::LEA64r:
80118 case X86::LEA64r:
lib/Target/X86/X86ExpandPseudo.cpp 92 BuildMI(*MBB, MBBI, DL, TII->get(X86::LEA64r), X86::R11)
lib/Target/X86/X86FastISel.cpp 3838 : X86::LEA64r;
3883 : X86::LEA64r;
lib/Target/X86/X86FixupLEAs.cpp 137 : X86::LEA64r))
189 return Opcode == X86::LEA32r || Opcode == X86::LEA64r ||
321 case X86::LEA64r:
335 case X86::LEA64r:
347 case X86::LEA64r:
lib/Target/X86/X86FrameLowering.cpp 139 return IsLP64 ? X86::LEA64r : X86::LEA32r;
697 addRegOffset(BuildMI(LoopMBB, DL, TII.get(X86::LEA64r), ProbeReg), JoinReg,
1350 addRegOffset(BuildMI(MBB, MBBI, DL, TII.get(X86::LEA64r), FramePtr),
2149 BuildMI(MBB, MBBI, DL, TII.get(X86::LEA64r), X86::RAX)
2378 BuildMI(checkMBB, DL, TII.get(IsLP64 ? X86::LEA64r : X86::LEA64_32r), ScratchReg).addReg(X86::RSP)
2674 LEAop = X86::LEA64r;
lib/Target/X86/X86ISelLowering.cpp 4245 if ((Opcode == X86::LEA32r || Opcode == X86::LEA64r ||
30543 MIB = BuildMI(*thisMBB, MI, DL, TII->get(X86::LEA64r), LabelReg)
30910 BuildMI(*MBB, MI, DL, TII->get(X86::LEA64r), VR)
31045 BuildMI(DispContBB, DL, TII->get(X86::LEA64r), BReg)
lib/Target/X86/X86InstrInfo.cpp 619 case X86::LEA64r: {
933 NewMI = BuildMI(MF, MI.getDebugLoc(), get(X86::LEA64r))
984 unsigned Opc = MIOpc == X86::INC64r ? X86::LEA64r :
1006 unsigned Opc = MIOpc == X86::DEC64r ? X86::LEA64r
1040 Opc = X86::LEA64r;
1083 BuildMI(MF, MI.getDebugLoc(), get(X86::LEA64r)).add(Dest).add(Src),
1162 get(X86::LEA64r)).add(Dest).add(Src);
7568 case X86::LEA64r:
7776 BuildMI(FirstMBB, MBBI, DL, TII->get(X86::LEA64r), PC)
7791 BuildMI(FirstMBB, MBBI, DL, TII->get(X86::LEA64r), PBReg)
lib/Target/X86/X86InstructionSelector.cpp 551 return X86::LEA64r;
lib/Target/X86/X86MCInstLower.cpp 475 case X86::LEA64r:
919 EmitAndCountInstruction(MCInstBuilder(X86::LEA64r)
lib/Target/X86/X86OptimizeLEAs.cpp 232 Opcode == X86::LEA64r || Opcode == X86::LEA64_32r;
lib/Target/X86/X86RegisterInfo.cpp 682 if ((Opc != X86::LEA32r && Opc != X86::LEA64r && Opc != X86::LEA64_32r) ||
lib/Target/X86/X86SpeculativeLoadHardening.cpp 1117 auto AddrI = BuildMI(*Pred, InsertPt, DebugLoc(), TII->get(X86::LEA64r),
1158 BuildMI(MBB, InsertPt, DebugLoc(), TII->get(X86::LEA64r), AddrReg)
1387 case X86::LEA64r:
2502 BuildMI(MBB, InsertPt, Loc, TII->get(X86::LEA64r), ExpectedRetAddrReg)
2544 BuildMI(MBB, InsertPt, Loc, TII->get(X86::LEA64r), ActualRetAddrReg)
tools/llvm-exegesis/lib/X86/Target.cpp 263 if (Opcode == X86::LEA64r || Opcode == X86::LEA64_32r) {
314 if (Opcode == X86::LEA64r || Opcode == X86::LEA64_32r) {