|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/RISCV/RISCVGenAsmMatcher.inc 2346 { 2421 /* sll */, RISCV::SLLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },
2347 { 2425 /* slli */, RISCV::SLLI, Convert__Reg1_0__Reg1_1__UImmLog2XLen1_2, AMFBS_None, { MCK_GPR, MCK_GPR, MCK_UImmLog2XLen }, },
gen/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc 739 case RISCV::SLLI: {
1635 OutInst.setOpcode(RISCV::SLLI);
gen/lib/Target/RISCV/RISCVGenDAGISel.inc 313 /* 488*/ OPC_EmitNode1, TARGET_VAL(RISCV::SLLI), 0,
323 /* 513*/ OPC_EmitNode1, TARGET_VAL(RISCV::SLLI), 0,
334 /* 540*/ OPC_EmitNode1, TARGET_VAL(RISCV::SLLI), 0,
6326 /* 11690*/ OPC_MorphNodeTo1, TARGET_VAL(RISCV::SLLI), 0,
6332 /* 11701*/ OPC_MorphNodeTo1, TARGET_VAL(RISCV::SLLI), 0,
6342 /* 11719*/ OPC_MorphNodeTo1, TARGET_VAL(RISCV::SLLI), 0,
gen/lib/Target/RISCV/RISCVGenGlobalISel.inc 734 GIR_BuildMI, /*InsnID*/1, /*Opcode*/RISCV::SLLI,
753 GIR_BuildMI, /*InsnID*/1, /*Opcode*/RISCV::SLLI,
831 GIR_BuildMI, /*InsnID*/1, /*Opcode*/RISCV::SLLI,
9620 GIR_BuildMI, /*InsnID*/0, /*Opcode*/RISCV::SLLI,
9637 GIR_BuildMI, /*InsnID*/0, /*Opcode*/RISCV::SLLI,
9702 GIR_BuildMI, /*InsnID*/0, /*Opcode*/RISCV::SLLI,
gen/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc 1356 case RISCV::SLLI:
lib/Target/RISCV/RISCVFrameLowering.cpp 223 BuildMI(MBB, MBBI, DL, TII->get(RISCV::SLLI), SPReg)
lib/Target/RISCV/Utils/RISCVMatInt.cpp 73 Res.push_back(Inst(RISCV::SLLI, ShiftAmount));