|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/RISCV/RISCVGenAsmMatcher.inc 1922 { 9 /* addiw */, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },
1924 { 15 /* addw */, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__SImm121_2, AMFBS_IsRV64, { MCK_GPR, MCK_GPR, MCK_SImm12 }, },
2335 { 2386 /* sext.w */, RISCV::ADDIW, Convert__Reg1_0__Reg1_1__imm_95_0, AMFBS_IsRV64, { MCK_GPR, MCK_GPR }, },
gen/lib/Target/RISCV/RISCVGenAsmWriter.inc 1630 case RISCV::ADDIW:
gen/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc 264 case RISCV::ADDIW: {
1051 OutInst.setOpcode(RISCV::ADDIW);
1445 OutInst.setOpcode(RISCV::ADDIW);
gen/lib/Target/RISCV/RISCVGenDAGISel.inc 5451 /* 10080*/ OPC_MorphNodeTo1, TARGET_VAL(RISCV::ADDIW), 0,
5565 /* 10269*/ OPC_MorphNodeTo1, TARGET_VAL(RISCV::ADDIW), 0,
gen/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc 759 case RISCV::ADDIW:
lib/Target/RISCV/Utils/RISCVMatInt.cpp 35 unsigned AddiOpc = (IsRV64 && Hi20) ? RISCV::ADDIW : RISCV::ADDI;