|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/PowerPC/PPCGenAsmMatcher.inc 6220 { 9099 /* rlwimi */, PPC::RLWIMI, Convert__RegGPRC1_0__Tie0_1_1__RegGPRC1_1__U5Imm1_2__U5Imm1_3__U5Imm1_4, AMFBS_None, { MCK_RegGPRC, MCK_RegGPRC, MCK_U5Imm, MCK_U5Imm, MCK_U5Imm }, },
gen/lib/Target/PowerPC/PPCGenDAGISel.inc30768 /* 74524*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
30969 /* 75459*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
31778 /* 79034*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
32178 /* 80872*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
32995 /* 84620*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
33399 /* 86476*/ OPC_EmitNode1, TARGET_VAL(PPC::RLWIMI), 0,
gen/lib/Target/PowerPC/PPCGenInstrInfo.inc12323 { PPC::RLWIMIo, PPC::RLWIMI },
12487 { PPC::RLWIMI, PPC::RLWIMIo },
gen/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc 3873 case PPC::RLWIMI:
lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp 845 TmpInst.setOpcode(Opcode == PPC::INSLWI? PPC::RLWIMI : PPC::RLWIMIo);
860 TmpInst.setOpcode(Opcode == PPC::INSRWI? PPC::RLWIMI : PPC::RLWIMIo);
1071 TmpInst.setOpcode(Opcode == PPC::RLWIMIbm ? PPC::RLWIMI : PPC::RLWIMIo);
lib/Target/PowerPC/PPCISelDAGToDAG.cpp 780 ReplaceNode(N, CurDAG->getMachineNode(PPC::RLWIMI, dl, MVT::i32, Ops));
1890 Res = SDValue(CurDAG->getMachineNode(PPC::RLWIMI, dl, MVT::i32, Ops), 0);
4675 ReplaceNode(N, CurDAG->getMachineNode(PPC::RLWIMI, dl, MVT::i32, Ops));
6115 if (Op32.getMachineOpcode() == PPC::RLWIMI &&
6301 case PPC::RLWIMI: NewOpcode = PPC::RLWIMI8; break;
lib/Target/PowerPC/PPCInstrInfo.cpp 374 if (MI.getOpcode() != PPC::RLWIMI && MI.getOpcode() != PPC::RLWIMIo)
lib/Target/PowerPC/PPCRegisterInfo.cpp 841 BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::RLWIMI8 : PPC::RLWIMI), RegO)