|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/PowerPC/PPCGenAsmMatcher.inc 5738 { 6234 /* lfd */, PPC::LFD, Convert__RegF8RC1_0__DispRI1_1__RegGxRCNoR01_2, AMFBS_None, { MCK_RegF8RC, MCK_DispRI, MCK_RegGxRCNoR0 }, },
gen/lib/Target/PowerPC/PPCGenDAGISel.inc21709 /* 54120*/ OPC_MorphNodeTo1, TARGET_VAL(PPC::LFD), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc 2622 case PPC::LFD:
lib/Target/PowerPC/PPCFastISel.cpp 167 unsigned FP64LoadOpc = PPC::LFD);
518 bool Is64VSXLoad = IsVSFRC && Opc == PPC::LFD;
571 case PPC::LFD: Opc = IsVSFRC ? PPC::LXSDX : PPC::LFDX; break;
617 PPCSubTarget->hasSPE() ? PPC::EVLDD : PPC::LFD))
1041 unsigned LoadOpc = PPC::LFD;
2021 Opc = ((VT == MVT::f32) ? PPC::LFS : PPC::LFD);
2358 PPCSubTarget->hasSPE() ? PPC::EVLDD : PPC::LFD))
lib/Target/PowerPC/PPCISelDAGToDAG.cpp 6397 case PPC::LFD:
lib/Target/PowerPC/PPCISelLowering.cpp11527 unsigned StoreOp = PPC::STD, LoadOp = PPC::LFD;
lib/Target/PowerPC/PPCInstrInfo.cpp 2075 LowerOpcode = PPC::LFD;
2440 {PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,
2445 {PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,
3238 case PPC::LFDX: III.ImmOpcode = PPC::LFD; break;
3359 III.ImmOpcode = PPC::LFD;
lib/Target/PowerPC/PPCQPXLoadSplat.cpp 91 case PPC::LFD:
lib/Target/PowerPC/PPCRegisterInfo.cpp 89 ImmToIdxMap[PPC::LFS] = PPC::LFSX; ImmToIdxMap[PPC::LFD] = PPC::LFDX;