|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/NVPTX/NVPTXGenInstrInfo.inc10580 { 3949, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3949 = anonymous_5796
10583 { 3952, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3952 = anonymous_5802
10586 { 3955, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3955 = anonymous_5808
10594 { 3963, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3963 = anonymous_5824
10597 { 3966, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3966 = anonymous_5830
10600 { 3969, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #3969 = anonymous_5836
10795 { 4164, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4164 = anonymous_6269
10798 { 4167, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4167 = anonymous_6275
10801 { 4170, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4170 = anonymous_6281
10809 { 4178, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4178 = anonymous_6297
10812 { 4181, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4181 = anonymous_6303
10815 { 4184, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4184 = anonymous_6309
11010 { 4379, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4379 = anonymous_6742
11013 { 4382, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4382 = anonymous_6748
11016 { 4385, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4385 = anonymous_6754
11024 { 4393, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4393 = anonymous_6770
11027 { 4396, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4396 = anonymous_6776
11030 { 4399, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #4399 = anonymous_6782
11870 { 5239, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5239 = anonymous_8723
11873 { 5242, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5242 = anonymous_8729
11876 { 5245, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5245 = anonymous_8735
11884 { 5253, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5253 = anonymous_8751
11887 { 5256, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5256 = anonymous_8757
11890 { 5259, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5259 = anonymous_8763
12085 { 5454, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5454 = anonymous_9196
12088 { 5457, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5457 = anonymous_9202
12091 { 5460, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5460 = anonymous_9208
12099 { 5468, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5468 = anonymous_9224
12102 { 5471, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5471 = anonymous_9230
12105 { 5474, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5474 = anonymous_9236
12300 { 5669, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5669 = anonymous_9669
12303 { 5672, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5672 = anonymous_9675
12306 { 5675, 11, 8, 0, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5675 = anonymous_9681
12314 { 5683, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5683 = anonymous_9697
12317 { 5686, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5686 = anonymous_9703
12320 { 5689, 11, 0, 0, 0, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo692, -1 ,nullptr }, // Inst #5689 = anonymous_9709