|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 4365 case Mips::HI0: OpKind = MCK_HI32; break;
gen/lib/Target/Mips/MipsGenGlobalISel.inc 1515 GIR_AddImplicitDef, /*InsnID*/0, Mips::HI0,
1539 GIR_AddImplicitDef, /*InsnID*/0, Mips::HI0,
1563 GIR_AddImplicitDef, /*InsnID*/0, Mips::HI0,
1583 GIR_AddImplicitDef, /*InsnID*/0, Mips::HI0,
gen/lib/Target/Mips/MipsGenInstrInfo.inc 4434 static const MCPhysReg ImplicitList6[] = { Mips::HI0, Mips::LO0, 0 };
4439 static const MCPhysReg ImplicitList11[] = { Mips::HI0, Mips::LO0, Mips::P0, Mips::P1, Mips::P2, 0 };
4449 static const MCPhysReg ImplicitList21[] = { Mips::HI0, 0 };
gen/lib/Target/Mips/MipsGenRegisterInfo.inc 1621 { Mips::HI0 },
2147 Mips::HI0, Mips::HI1, Mips::HI2, Mips::HI3,
2257 Mips::HI0,
2812 { 64U, Mips::HI0 },
2888 { 64U, Mips::HI0 },
2977 { Mips::HI0, 64U },
3181 { Mips::HI0, 64U },
7400 static const MCPhysReg CSR_Interrupt_32_SaveList[] = { Mips::A3, Mips::A2, Mips::A1, Mips::A0, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, Mips::V1, Mips::V0, Mips::T9, Mips::T8, Mips::T7, Mips::T6, Mips::T5, Mips::T4, Mips::T3, Mips::T2, Mips::T1, Mips::T0, Mips::RA, Mips::FP, Mips::GP, Mips::AT, Mips::LO0, Mips::HI0, 0 };
lib/Target/Mips/Mips16InstrInfo.cpp 81 else if ((SrcReg == Mips::HI0) &&
lib/Target/Mips/MipsFastISel.cpp 2143 .addReg(Mips::HI0, RegState::ImplicitDefine | RegState::Dead)
lib/Target/Mips/MipsISelLowering.cpp 575 unsigned HI = (Ty == MVT::i32) ? Mips::HI0 : Mips::HI0_64;
lib/Target/Mips/MipsSEFrameLowering.cpp 815 Reg == Mips::HI0 || Reg == Mips::HI0_64);
822 Op = (Reg == Mips::HI0) ? Mips::MFHI : Mips::MFLO;
825 Op = (Reg == Mips::HI0) ? Mips::MFHI64 : Mips::MFLO64;
lib/Target/Mips/MipsSEInstrInfo.cpp 335 DestReg == Mips::HI0 || DestReg == Mips::HI0_64);
389 if (DestReg == Mips::HI0)