|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 8042 { 9599 /* xor */, Mips::XorRxRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc10997 /* 20580*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16541 /* 30706*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16878 /* 31424*/ OPC_EmitNode1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16894 /* 31468*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16907 /* 31501*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16918 /* 31526*/ OPC_EmitNode1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16933 /* 31567*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
16946 /* 31600*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::XorRxRxRy16), 0,
gen/lib/Target/Mips/MipsGenFastISel.inc 2746 return fastEmitInst_rr(Mips::XorRxRxRy16, &Mips::CPU16RegsRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/Mips/MipsGenGlobalISel.inc 2720 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
13712 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
14222 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::XorRxRxRy16,
14255 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
14300 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
14336 GIR_BuildMI, /*InsnID*/2, /*Opcode*/Mips::XorRxRxRy16,
14373 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
14418 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::XorRxRxRy16,
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 8088 case Mips::XorRxRxRy16: {