|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 7489 { 7840 /* s.s */, Mips::SWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm162_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16 }, },
7900 { 9214 /* swc1 */, Mips::SWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm162_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16 }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc 135 /* 141*/ OPC_MorphNodeTo0, TARGET_VAL(Mips::SWC1), 0|OPFL_Chain|OPFL_MemRefs,
362 /* 554*/ OPC_MorphNodeTo0, TARGET_VAL(Mips::SWC1), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/Mips/MipsGenInstrInfo.inc16704 { Mips::SWC1, Mips::SWC1, Mips::SWC1_MM },
16704 { Mips::SWC1, Mips::SWC1, Mips::SWC1_MM },
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 6590 case Mips::SWC1:
lib/Target/Mips/AsmParser/MipsAsmParser.cpp 5101 unsigned Opcode = Mips::SWC1;
lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp 238 case Mips::SWC1:
lib/Target/Mips/MipsFastISel.cpp 832 Opc = Mips::SWC1;
lib/Target/Mips/MipsInstructionSelector.cpp 202 return isStore ? Mips::SWC1 : Mips::LWC1;
lib/Target/Mips/MipsSEInstrInfo.cpp 72 (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {
272 Opc = Mips::SWC1;