|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 7745 { 8557 /* sra */, Mips::SRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },
7751 { 8557 /* sra */, Mips::SRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc16240 /* 30030*/ OPC_EmitNode1, TARGET_VAL(Mips::SRA), 0,
20707 /* 38658*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRA), 0,
21686 /* 40446*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRA), 0,
21712 /* 40520*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRA), 0,
21751 /* 40605*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRA), 0,
21777 /* 40679*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRA), 0,
gen/lib/Target/Mips/MipsGenFastISel.inc 3663 return fastEmitInst_ri(Mips::SRA, &Mips::GPR32RegClass, Op0, Op0IsKill, imm1);
gen/lib/Target/Mips/MipsGenGlobalISel.inc12355 GIR_BuildMI, /*InsnID*/2, /*Opcode*/Mips::SRA,
13379 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::SRA,
gen/lib/Target/Mips/MipsGenInstrInfo.inc16695 { Mips::SRA, Mips::SRA, Mips::SRA_MM },
16695 { Mips::SRA, Mips::SRA, Mips::SRA_MM },
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 5302 case Mips::SRA:
lib/Target/Mips/AsmParser/MipsAsmParser.cpp 4965 TOut.emitRRI(Inst.getOpcode() == Mips::MULOMacro ? Mips::SRA : Mips::DSRA32,
lib/Target/Mips/MipsExpandPseudo.cpp 186 BuildMI(sinkMBB, DL, TII->get(Mips::SRA), Dest)
466 BuildMI(sinkMBB, DL, TII->get(Mips::SRA), Dest)
lib/Target/Mips/MipsFastISel.cpp 1847 emitInst(Mips::SRA, DestReg).addReg(TempReg).addImm(ShiftAmt);
2002 Opcode = Mips::SRA;
lib/Target/Mips/MipsISelLowering.cpp 1563 BuildMI(BB, DL, TII->get(Mips::SRA), DstReg).addReg(ScrReg).addImm(ShiftImm);