|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenInstrInfo.inc 5004 { 189, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #189 = ATOMIC_LOAD_ADD_I16_POSTRA
5010 { 195, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #195 = ATOMIC_LOAD_ADD_I8_POSTRA
5012 { 197, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #197 = ATOMIC_LOAD_AND_I16_POSTRA
5018 { 203, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #203 = ATOMIC_LOAD_AND_I8_POSTRA
5020 { 205, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #205 = ATOMIC_LOAD_NAND_I16_POSTRA
5026 { 211, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #211 = ATOMIC_LOAD_NAND_I8_POSTRA
5028 { 213, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #213 = ATOMIC_LOAD_OR_I16_POSTRA
5034 { 219, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #219 = ATOMIC_LOAD_OR_I8_POSTRA
5036 { 221, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #221 = ATOMIC_LOAD_SUB_I16_POSTRA
5042 { 227, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #227 = ATOMIC_LOAD_SUB_I8_POSTRA
5044 { 229, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #229 = ATOMIC_LOAD_XOR_I16_POSTRA
5050 { 235, 6, 1, 4, 715, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #235 = ATOMIC_LOAD_XOR_I8_POSTRA
5052 { 237, 6, 1, 4, 713, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #237 = ATOMIC_SWAP_I16_POSTRA
5058 { 243, 6, 1, 4, 713, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr }, // Inst #243 = ATOMIC_SWAP_I8_POSTRA