|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 6788 { 5415 /* l.s */, Mips::LWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm162_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16 }, },
6880 { 5612 /* lwc1 */, Mips::LWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm162_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16 }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc 1175 /* 2079*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LWC1), 0|OPFL_Chain|OPFL_MemRefs,
1240 /* 2193*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LWC1), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/Mips/MipsGenInstrInfo.inc16615 { Mips::LWC1, Mips::LWC1, Mips::LWC1_MM },
16615 { Mips::LWC1, Mips::LWC1, Mips::LWC1_MM },
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 6568 case Mips::LWC1:
lib/Target/Mips/AsmParser/MipsAsmParser.cpp 3342 TOut.emitRRX(Mips::LWC1, FirstReg, TmpReg, MCOperand::createExpr(LoExpr),
lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp 225 case Mips::LWC1:
lib/Target/Mips/MipsFastISel.cpp 780 Opc = Mips::LWC1;
lib/Target/Mips/MipsInstructionSelector.cpp 202 return isStore ? Mips::SWC1 : Mips::LWC1;
lib/Target/Mips/MipsSEInstrInfo.cpp 50 (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {
350 Opc = Mips::LWC1;