|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 6864 { 5594 /* lui */, Mips::LUi, Convert__GPR32AsmReg1_0__UImm16_Relaxed1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm16_Relaxed }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc22596 /* 42317*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
22637 /* 42397*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
22678 /* 42477*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
22719 /* 42557*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
22751 /* 42616*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
23007 /* 43132*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
23030 /* 43173*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
23057 /* 43220*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
23432 /* 43949*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LUi), 0,
23552 /* 44187*/ OPC_EmitNode1, TARGET_VAL(Mips::LUi), 0,
gen/lib/Target/Mips/MipsGenInstrInfo.inc16613 { Mips::LUi, Mips::LUi, Mips::LUi_MM },
16613 { Mips::LUi, Mips::LUi, Mips::LUi_MM },
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 6644 case Mips::LUi:
lib/Target/Mips/AsmParser/MipsAsmParser.cpp 2694 TOut.emitRI(Mips::LUi, TmpReg, 0xffff, IDLoc, STI);
2712 TOut.emitRI(Mips::LUi, TmpReg, Bits31To16, IDLoc, STI);
2868 TOut.emitRX(Mips::LUi, DstReg, MCOperand::createExpr(CallHiExpr), IDLoc,
2913 TOut.emitRX(Mips::LUi, TmpReg, MCOperand::createExpr(CallHiExpr), IDLoc,
3031 TOut.emitRX(Mips::LUi, ATReg, MCOperand::createExpr(HighestExpr), IDLoc,
3058 TOut.emitRX(Mips::LUi, DstReg, MCOperand::createExpr(HighestExpr), IDLoc,
3060 TOut.emitRX(Mips::LUi, ATReg, MCOperand::createExpr(HiExpr), IDLoc, STI);
3080 TOut.emitRX(Mips::LUi, DstReg, MCOperand::createExpr(HighestExpr), IDLoc,
3125 TOut.emitRX(Mips::LUi, TmpReg, MCOperand::createExpr(HiExpr), IDLoc, STI);
3235 TOut.emitRX(Mips::LUi, ATReg, MCOperand::createExpr(HiExpr), IDLoc, STI);
3246 TOut.emitRX(Mips::LUi, ATReg, MCOperand::createExpr(HighestExpr), IDLoc,
3703 TOut.emitRX(Mips::LUi, TmpReg, HiOperand, IDLoc, STI);
4169 TOut.emitRI(Mips::LUi, ATReg, (uint16_t)0x8000, IDLoc, STI);
lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp 328 emitRI(Mips::LUi, ATReg, HiOffset, IDLoc, STI);
346 emitRX(Mips::LUi, ATReg, HiOperand, IDLoc, STI);
394 emitRI(Mips::LUi, TmpReg, HiOffset, IDLoc, STI);
1169 TmpInst.setOpcode(Mips::LUi);
1261 emitRX(Mips::LUi, GPReg, MCOperand::createExpr(HiExpr), SMLoc(), &STI);
1278 emitRX(Mips::LUi, GPReg, MCOperand::createExpr(HiExpr), SMLoc(), &STI);
lib/Target/Mips/MipsAnalyzeImmediate.cpp 137 LUi = Mips::LUi;
lib/Target/Mips/MipsBranchExpansion.cpp 724 BuildMI(MBB, I, DL, TII->get(Mips::LUi), Mips::V0)
lib/Target/Mips/MipsFastISel.cpp 381 emitInst(Mips::LUi, TmpReg).addImm(Hi);
384 emitInst(Mips::LUi, ResultReg).addImm(Hi);
lib/Target/Mips/MipsInstructionSelector.cpp 140 MachineInstr *Inst = B.buildInstr(Mips::LUi, {DestReg}, {})
152 MachineInstr *LUi = B.buildInstr(Mips::LUi, {LUiReg}, {})
589 MachineInstr *LUi = BuildMI(MBB, I, I.getDebugLoc(), TII.get(Mips::LUi))
620 BuildMI(MBB, I, I.getDebugLoc(), TII.get(Mips::LUi))
lib/Target/Mips/MipsMCInstLower.cpp 218 OutMI.setOpcode(Mips::LUi);
lib/Target/Mips/MipsMachineFunction.cpp 102 BuildMI(MBB, I, DL, TII.get(Mips::LUi), V0)
117 BuildMI(MBB, I, DL, TII.get(Mips::LUi), V0)
lib/Target/Mips/MipsSEISelDAGToDAG.cpp 1070 Res = CurDAG->getMachineNode(Mips::LUi, DL, MVT::i32, HiVal);
1092 Res = CurDAG->getMachineNode(Mips::LUi, DL, MVT::i32, HiVal);
1161 Res = CurDAG->getMachineNode(Mips::LUi, DL, MVT::i32, HiVal);
1169 HiRes = CurDAG->getMachineNode(Mips::LUi, DL, MVT::i32, HighestVal);
lib/Target/Mips/MipsSEInstrInfo.cpp 616 unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;