|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 6800 { 5434 /* lbu */, Mips::LBu, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc 600 /* 1001*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LBu), 0|OPFL_Chain|OPFL_MemRefs,
712 /* 1205*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LBu), 0|OPFL_Chain|OPFL_MemRefs,
790 /* 1352*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LBu), 0|OPFL_Chain|OPFL_MemRefs,
799 /* 1369*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LBu), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/Mips/MipsGenInstrInfo.inc16603 { Mips::LBu, Mips::LBu, Mips::LBu_MM },
16603 { Mips::LBu, Mips::LBu, Mips::LBu_MM },
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 6548 case Mips::LBu:
lib/Target/Mips/AsmParser/MipsAsmParser.cpp 4268 TOut.emitRRI(Signed ? Mips::LB : Mips::LBu, FirstLbuDstReg, LbuSrcReg,
4270 TOut.emitRRI(Mips::LBu, SecondLbuDstReg, LbuSrcReg, SecondOffset, IDLoc, STI);
4316 TOut.emitRRI(Mips::LBu, ATReg, ATReg, 0, IDLoc, STI);
lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp 221 case Mips::LBu:
lib/Target/Mips/MicroMipsSizeReduction.cpp 228 {RT_OneInstr, OpCodes(Mips::LBu, Mips::LBU16_MM), ReduceLXUtoLXU16,
lib/Target/Mips/MipsFastISel.cpp 774 Opc = Mips::LBu;
lib/Target/Mips/MipsInstructionSelector.cpp 193 return Opc == TargetOpcode::G_SEXTLOAD ? Mips::LB : Mips::LBu;