reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
 8228   { 0 /*  */, Hexagon::C2_cmpeqp, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_eq, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8229   { 0 /*  */, Hexagon::C2_cmpeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_eq, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8230   { 0 /*  */, Hexagon::C2_cmpgtp, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_gt, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8231   { 0 /*  */, Hexagon::C2_cmpgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_gt, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8232   { 0 /*  */, Hexagon::C2_cmpgtup, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_gtu, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8233   { 0 /*  */, Hexagon::C2_cmpgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_gtu, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8236   { 0 /*  */, Hexagon::A4_cmpbeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmpb, MCK__DOT_, MCK_eq, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8237   { 0 /*  */, Hexagon::A4_cmpbgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmpb, MCK__DOT_, MCK_gt, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8238   { 0 /*  */, Hexagon::A4_cmpbgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmpb, MCK__DOT_, MCK_gtu, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8239   { 0 /*  */, Hexagon::A4_cmpheq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmph, MCK__DOT_, MCK_eq, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8240   { 0 /*  */, Hexagon::A4_cmphgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmph, MCK__DOT_, MCK_gt, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8241   { 0 /*  */, Hexagon::A4_cmphgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_cmph, MCK__DOT_, MCK_gtu, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8242   { 0 /*  */, Hexagon::F2_dfcmpeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_dfcmp, MCK__DOT_, MCK_eq, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8243   { 0 /*  */, Hexagon::F2_dfcmpge, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_dfcmp, MCK__DOT_, MCK_ge, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8244   { 0 /*  */, Hexagon::F2_dfcmpgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_dfcmp, MCK__DOT_, MCK_gt, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8245   { 0 /*  */, Hexagon::F2_dfcmpuo, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_dfcmp, MCK__DOT_, MCK_uo, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8246   { 0 /*  */, Hexagon::F2_sfcmpeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_sfcmp, MCK__DOT_, MCK_eq, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8247   { 0 /*  */, Hexagon::F2_sfcmpge, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_sfcmp, MCK__DOT_, MCK_ge, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8248   { 0 /*  */, Hexagon::F2_sfcmpgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_sfcmp, MCK__DOT_, MCK_gt, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8249   { 0 /*  */, Hexagon::F2_sfcmpuo, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_sfcmp, MCK__DOT_, MCK_uo, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },
 8250   { 0 /*  */, Hexagon::A2_vcmpbeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpb, MCK__DOT_, MCK_eq, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8251   { 0 /*  */, Hexagon::A4_vcmpbgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpb, MCK__DOT_, MCK_gt, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8252   { 0 /*  */, Hexagon::A2_vcmpbgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpb, MCK__DOT_, MCK_gtu, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8253   { 0 /*  */, Hexagon::A2_vcmpheq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmph, MCK__DOT_, MCK_eq, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8254   { 0 /*  */, Hexagon::A2_vcmphgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmph, MCK__DOT_, MCK_gt, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8255   { 0 /*  */, Hexagon::A2_vcmphgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmph, MCK__DOT_, MCK_gtu, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8256   { 0 /*  */, Hexagon::A2_vcmpweq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpw, MCK__DOT_, MCK_eq, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8257   { 0 /*  */, Hexagon::A2_vcmpwgt, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpw, MCK__DOT_, MCK_gt, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8258   { 0 /*  */, Hexagon::A2_vcmpwgtu, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_PredRegs, MCK__61_, MCK_vcmpw, MCK__DOT_, MCK_gtu, MCK__40_, MCK_DoubleRegs, MCK_DoubleRegs, MCK__41_ }, },
 8369   { 0 /*  */, Hexagon::V6_extractw, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_UseHVX, { MCK_IntRegs, MCK__DOT_, MCK_w, MCK__61_, MCK_vextract, MCK__40_, MCK_HvxVR, MCK_IntRegs, MCK__41_ }, },
 8376   { 0 /*  */, Hexagon::A4_rcmpeq, Convert__Reg1_0__Reg1_6__Reg1_7, AMFBS_None, { MCK_IntRegs, MCK__61_, MCK_cmp, MCK__DOT_, MCK_eq, MCK__40_, MCK_IntRegs, MCK_IntRegs, MCK__41_ }, },