|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc 9187 case ARM::VPR: OpKind = MCK_VCCR; break;
gen/lib/Target/ARM/ARMGenInstrInfo.inc 5307 static const MCPhysReg ImplicitList12[] = { ARM::VPR, 0 };
gen/lib/Target/ARM/ARMGenRegisterInfo.inc 1494 { ARM::VPR },
1577 ARM::S0, ARM::S1, ARM::S2, ARM::S3, ARM::S4, ARM::S5, ARM::S6, ARM::S7, ARM::S8, ARM::S9, ARM::S10, ARM::S11, ARM::S12, ARM::S13, ARM::S14, ARM::S15, ARM::S16, ARM::S17, ARM::S18, ARM::S19, ARM::S20, ARM::S21, ARM::S22, ARM::S23, ARM::S24, ARM::S25, ARM::S26, ARM::S27, ARM::S28, ARM::S29, ARM::S30, ARM::S31, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, ARM::VPR,
1887 ARM::VPR,
lib/Target/ARM/ARMBaseInstrInfo.cpp 821 MIB.addReg(ARM::VPR, RegState::Implicit);
929 } else if (DestReg == ARM::VPR) {
935 } else if (SrcReg == ARM::VPR) {
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 3541 if (Regs.back().second == ARM::VPR)
3547 if (Regs.back().second == ARM::VPR)
4381 if (Reg == ARM::VPR &&
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 5876 Inst.addOperand(MCOperand::createReg(ARM::VPR));
5897 Inst.addOperand(MCOperand::createReg(ARM::VPR));
6070 Inst.addOperand(MCOperand::createReg(ARM::VPR));
6547 Inst.addOperand(MCOperand::createReg(ARM::VPR));
6584 Inst.addOperand(MCOperand::createReg(ARM::VPR));
6594 Inst.addOperand(MCOperand::createReg(ARM::VPR));
6595 Inst.addOperand(MCOperand::createReg(ARM::VPR));
lib/Target/ARM/MVEVPTBlockPass.cpp 146 if (CmpMI->modifiesRegister(ARM::VPR, TRI))
148 if (CmpMI->readsRegister(ARM::VPR, TRI))