|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 6045 { 212, 4, 1, 0, 685, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #212 = LDRBT_POST
6050 { 217, 4, 1, 0, 927, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #217 = LDRT_POST
6106 { 273, 4, 0, 0, 437, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #273 = STRBT_POST
6110 { 277, 4, 0, 0, 437, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #277 = STRT_POST
6508 { 675, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #675 = LDA
6509 { 676, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #676 = LDAB
6510 { 677, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #677 = LDAEX
6511 { 678, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #678 = LDAEXB
6513 { 680, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #680 = LDAEXH
6514 { 681, 4, 1, 4, 684, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #681 = LDAH
6550 { 717, 4, 1, 4, 846, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #717 = LDREX
6551 { 718, 4, 1, 4, 846, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #718 = LDREXB
6553 { 720, 4, 1, 4, 846, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #720 = LDREXH
7607 { 1774, 4, 0, 4, 728, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #1774 = STL
7608 { 1775, 4, 0, 4, 728, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #1775 = STLB
7613 { 1780, 4, 0, 4, 728, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr }, // Inst #1780 = STLH