|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 9202 { 3369, 6, 1, 4, 648, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3369 = VST1d16Qwb_fixed
9206 { 3373, 6, 1, 4, 645, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3373 = VST1d16Twb_fixed
9208 { 3375, 6, 1, 4, 642, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3375 = VST1d16wb_fixed
9213 { 3380, 6, 1, 4, 648, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3380 = VST1d32Qwb_fixed
9217 { 3384, 6, 1, 4, 645, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3384 = VST1d32Twb_fixed
9219 { 3386, 6, 1, 4, 642, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3386 = VST1d32wb_fixed
9226 { 3393, 6, 1, 4, 648, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3393 = VST1d64Qwb_fixed
9232 { 3399, 6, 1, 4, 645, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3399 = VST1d64Twb_fixed
9234 { 3401, 6, 1, 4, 642, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3401 = VST1d64wb_fixed
9239 { 3406, 6, 1, 4, 648, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3406 = VST1d8Qwb_fixed
9243 { 3410, 6, 1, 4, 645, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3410 = VST1d8Twb_fixed
9245 { 3412, 6, 1, 4, 642, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3412 = VST1d8wb_fixed
9317 { 3484, 6, 1, 4, 654, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3484 = VST2q16wb_fixed
9323 { 3490, 6, 1, 4, 654, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3490 = VST2q32wb_fixed
9329 { 3496, 6, 1, 4, 654, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo415, -1 ,nullptr }, // Inst #3496 = VST2q8wb_fixed