|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 9201 { 3368, 5, 0, 4, 647, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3368 = VST1d16QPseudo
9205 { 3372, 5, 0, 4, 1040, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3372 = VST1d16TPseudo
9212 { 3379, 5, 0, 4, 647, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3379 = VST1d32QPseudo
9216 { 3383, 5, 0, 4, 1040, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3383 = VST1d32TPseudo
9223 { 3390, 5, 0, 4, 799, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3390 = VST1d64QPseudo
9229 { 3396, 5, 0, 4, 644, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3396 = VST1d64TPseudo
9238 { 3405, 5, 0, 4, 647, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3405 = VST1d8QPseudo
9242 { 3409, 5, 0, 4, 1040, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3409 = VST1d8TPseudo
9314 { 3481, 5, 0, 4, 653, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3481 = VST2q16Pseudo
9320 { 3487, 5, 0, 4, 653, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3487 = VST2q32Pseudo
9326 { 3493, 5, 0, 4, 653, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3493 = VST2q8Pseudo
9352 { 3519, 5, 0, 4, 816, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3519 = VST3d16Pseudo
9356 { 3523, 5, 0, 4, 816, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3523 = VST3d32Pseudo
9360 { 3527, 5, 0, 4, 816, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3527 = VST3d8Pseudo
9399 { 3566, 5, 0, 4, 829, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3566 = VST4d16Pseudo
9403 { 3570, 5, 0, 4, 829, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3570 = VST4d32Pseudo
9407 { 3574, 5, 0, 4, 829, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, nullptr, nullptr, OperandInfo414, -1 ,nullptr }, // Inst #3574 = VST4d8Pseudo