|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 9199 { 3366, 5, 0, 4, 640, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3366 = VST1d16
9200 { 3367, 5, 0, 4, 798, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3367 = VST1d16Q
9204 { 3371, 5, 0, 4, 797, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3371 = VST1d16T
9210 { 3377, 5, 0, 4, 640, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3377 = VST1d32
9211 { 3378, 5, 0, 4, 798, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3378 = VST1d32Q
9215 { 3382, 5, 0, 4, 797, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3382 = VST1d32T
9221 { 3388, 5, 0, 4, 640, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3388 = VST1d64
9222 { 3389, 5, 0, 4, 798, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3389 = VST1d64Q
9228 { 3395, 5, 0, 4, 797, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3395 = VST1d64T
9236 { 3403, 5, 0, 4, 640, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3403 = VST1d8
9237 { 3404, 5, 0, 4, 798, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3404 = VST1d8Q
9241 { 3408, 5, 0, 4, 797, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3408 = VST1d8T
9313 { 3480, 5, 0, 4, 804, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3480 = VST2q16
9319 { 3486, 5, 0, 4, 804, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3486 = VST2q32
9325 { 3492, 5, 0, 4, 804, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo413, -1 ,nullptr }, // Inst #3492 = VST2q8