|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 8389 { 2556, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2556 = VLD4DUPd16
8393 { 2560, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2560 = VLD4DUPd32
8397 { 2564, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2564 = VLD4DUPd8
8401 { 2568, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2568 = VLD4DUPq16
8405 { 2572, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2572 = VLD4DUPq32
8409 { 2576, 8, 4, 4, 633, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2576 = VLD4DUPq8
8433 { 2600, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2600 = VLD4d16
8437 { 2604, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2604 = VLD4d32
8441 { 2608, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2608 = VLD4d8
8445 { 2612, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2612 = VLD4q16
8450 { 2617, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2617 = VLD4q32
8455 { 2622, 8, 4, 4, 611, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo357, -1 ,nullptr }, // Inst #2622 = VLD4q8