|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 8262 { 2429, 9, 2, 4, 623, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo346, -1 ,nullptr }, // Inst #2429 = VLD2LNd16
8266 { 2433, 9, 2, 4, 623, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo346, -1 ,nullptr }, // Inst #2433 = VLD2LNd32
8270 { 2437, 9, 2, 4, 623, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo346, -1 ,nullptr }, // Inst #2437 = VLD2LNd8
8274 { 2441, 9, 2, 4, 623, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo346, -1 ,nullptr }, // Inst #2441 = VLD2LNq16
8278 { 2445, 9, 2, 4, 623, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, nullptr, nullptr, OperandInfo346, -1 ,nullptr }, // Inst #2445 = VLD2LNq32