|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 6640 { 807, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #807 = MVE_VABSf16
6641 { 808, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #808 = MVE_VABSf32
6642 { 809, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #809 = MVE_VABSs16
6643 { 810, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #810 = MVE_VABSs32
6644 { 811, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #811 = MVE_VABSs8
6689 { 856, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #856 = MVE_VCLSs16
6690 { 857, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #857 = MVE_VCLSs32
6691 { 858, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #858 = MVE_VCLSs8
6692 { 859, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #859 = MVE_VCLZs16
6693 { 860, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #860 = MVE_VCLZs32
6694 { 861, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #861 = MVE_VCLZs8
6728 { 895, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #895 = MVE_VCVTf16s16n
6730 { 897, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #897 = MVE_VCVTf16u16n
6734 { 901, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #901 = MVE_VCVTf32s32n
6736 { 903, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #903 = MVE_VCVTf32u32n
6738 { 905, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #905 = MVE_VCVTs16f16a
6739 { 906, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #906 = MVE_VCVTs16f16m
6740 { 907, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #907 = MVE_VCVTs16f16n
6741 { 908, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #908 = MVE_VCVTs16f16p
6742 { 909, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #909 = MVE_VCVTs16f16z
6744 { 911, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #911 = MVE_VCVTs32f32a
6745 { 912, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #912 = MVE_VCVTs32f32m
6746 { 913, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #913 = MVE_VCVTs32f32n
6747 { 914, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #914 = MVE_VCVTs32f32p
6748 { 915, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #915 = MVE_VCVTs32f32z
6750 { 917, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #917 = MVE_VCVTu16f16a
6751 { 918, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #918 = MVE_VCVTu16f16m
6752 { 919, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #919 = MVE_VCVTu16f16n
6753 { 920, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #920 = MVE_VCVTu16f16p
6754 { 921, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #921 = MVE_VCVTu16f16z
6756 { 923, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #923 = MVE_VCVTu32f32a
6757 { 924, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #924 = MVE_VCVTu32f32m
6758 { 925, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #925 = MVE_VCVTu32f32n
6759 { 926, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #926 = MVE_VCVTu32f32p
6760 { 927, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #927 = MVE_VCVTu32f32z
7008 { 1175, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1175 = MVE_VMOVLs16bh
7009 { 1176, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1176 = MVE_VMOVLs16th
7010 { 1177, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1177 = MVE_VMOVLs8bh
7011 { 1178, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1178 = MVE_VMOVLs8th
7012 { 1179, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1179 = MVE_VMOVLu16bh
7013 { 1180, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1180 = MVE_VMOVLu16th
7014 { 1181, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1181 = MVE_VMOVLu8bh
7015 { 1182, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1182 = MVE_VMOVLu8th
7067 { 1234, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1234 = MVE_VMVN
7070 { 1237, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1237 = MVE_VNEGf16
7071 { 1238, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1238 = MVE_VNEGf32
7072 { 1239, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1239 = MVE_VNEGs16
7073 { 1240, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1240 = MVE_VNEGs32
7074 { 1241, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1241 = MVE_VNEGs8
7108 { 1275, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1275 = MVE_VQABSs16
7109 { 1276, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1276 = MVE_VQABSs32
7110 { 1277, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1277 = MVE_VQABSs8
7167 { 1334, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1334 = MVE_VQNEGs16
7168 { 1335, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1335 = MVE_VQNEGs32
7169 { 1336, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1336 = MVE_VQNEGs8
7257 { 1424, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1424 = MVE_VREV16_8
7258 { 1425, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1425 = MVE_VREV32_16
7259 { 1426, 5, 1, 4, 0, 0, 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1426 = MVE_VREV32_8
7269 { 1436, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1436 = MVE_VRINTf16A
7270 { 1437, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1437 = MVE_VRINTf16M
7271 { 1438, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1438 = MVE_VRINTf16N
7272 { 1439, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1439 = MVE_VRINTf16P
7273 { 1440, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1440 = MVE_VRINTf16X
7274 { 1441, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1441 = MVE_VRINTf16Z
7275 { 1442, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1442 = MVE_VRINTf32A
7276 { 1443, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1443 = MVE_VRINTf32M
7277 { 1444, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1444 = MVE_VRINTf32N
7278 { 1445, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1445 = MVE_VRINTf32P
7279 { 1446, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1446 = MVE_VRINTf32X
7280 { 1447, 5, 1, 4, 0, 0, 0x140c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1447 = MVE_VRINTf32Z
7330 { 1497, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1497 = MVE_VSHLL_lws16bh
7331 { 1498, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1498 = MVE_VSHLL_lws16th
7332 { 1499, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1499 = MVE_VSHLL_lws8bh
7333 { 1500, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1500 = MVE_VSHLL_lws8th
7334 { 1501, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1501 = MVE_VSHLL_lwu16bh
7335 { 1502, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1502 = MVE_VSHLL_lwu16th
7336 { 1503, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1503 = MVE_VSHLL_lwu8bh
7337 { 1504, 5, 1, 4, 0, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x40c80ULL, nullptr, nullptr, OperandInfo188, -1 ,nullptr }, // Inst #1504 = MVE_VSHLL_lwu8th