|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc16059 static const MCOperandInfo OperandInfo717[] = { { AMDGPU::VGPR_32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { AMDGPU::SRegOrLds_32RegClassID, 0, AMDGPU::OPERAND_REG_IMM_INT32, 0 }, { AMDGPU::SReg_32RegClassID, 0, AMDGPU::OPERAND_REG_INLINE_C_INT32, 0 }, { AMDGPU::VS_32RegClassID, 0, AMDGPU::OPERAND_REG_IMM_INT32, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
gen/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc 70 (1u << (AMDGPU::SRegOrLds_32RegClassID - 0)) |
167 (1u << (AMDGPU::SRegOrLds_32RegClassID - 0)) |
gen/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc11256 { SRegOrLds_32, SRegOrLds_32Bits, 297, 145, sizeof(SRegOrLds_32Bits), AMDGPU::SRegOrLds_32RegClassID, 1, false },
20492 &AMDGPUMCRegisterClasses[SRegOrLds_32RegClassID],
lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp 444 return isRegOrInlineNoMods(AMDGPU::SRegOrLds_32RegClassID, MVT::i32) ||
lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp 1089 case AMDGPU::SRegOrLds_32RegClassID: