|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc60740 case AMDGPU::S_SETREG_IMM32_B32:
95509 { AMDGPU::S_SETREG_IMM32_B32, AMDGPU::S_SETREG_IMM32_B32_gfx6_gfx7, AMDGPU::S_SETREG_IMM32_B32_vi, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, AMDGPU::S_SETREG_IMM32_B32_gfx10, (uint16_t)-1U },
lib/Target/AMDGPU/GCNHazardRecognizer.cpp 70 return Opcode == AMDGPU::S_SETREG_B32 || Opcode == AMDGPU::S_SETREG_IMM32_B32;
lib/Target/AMDGPU/SIFoldOperands.cpp 360 MI->setDesc(TII->get(AMDGPU::S_SETREG_IMM32_B32));
lib/Target/AMDGPU/SIISelLowering.cpp 3137 BuildMI(*LoopBB, LoopBB->begin(), DL, TII->get(AMDGPU::S_SETREG_IMM32_B32))
lib/Target/AMDGPU/SIInstrInfo.cpp 2733 MI.getOpcode() == AMDGPU::S_SETREG_IMM32_B32 ||
lib/Target/AMDGPU/SIModeRegister.cpp 198 BuildMI(MBB, MI, 0, TII->get(AMDGPU::S_SETREG_IMM32_B32))
241 (MI.getOpcode() == AMDGPU::S_SETREG_IMM32_B32)) {
265 if (MI.getOpcode() == AMDGPU::S_SETREG_IMM32_B32) {