|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc59788 /*130747*/ OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc60688 case AMDGPU::S_SETREG_B32:
95508 { AMDGPU::S_SETREG_B32, AMDGPU::S_SETREG_B32_gfx6_gfx7, AMDGPU::S_SETREG_B32_vi, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, (uint16_t)-1U, AMDGPU::S_SETREG_B32_gfx10, (uint16_t)-1U },
lib/Target/AMDGPU/GCNHazardRecognizer.cpp 70 return Opcode == AMDGPU::S_SETREG_B32 || Opcode == AMDGPU::S_SETREG_IMM32_B32;
lib/Target/AMDGPU/SIFoldOperands.cpp 359 if (Opc == AMDGPU::S_SETREG_B32 && OpToFold->isImm()) {
lib/Target/AMDGPU/SIFrameLowering.cpp 230 BuildMI(MBB, I, DL, TII->get(AMDGPU::S_SETREG_B32)).
234 BuildMI(MBB, I, DL, TII->get(AMDGPU::S_SETREG_B32)).
lib/Target/AMDGPU/SIInstrInfo.cpp 2734 MI.getOpcode() == AMDGPU::S_SETREG_B32 ||
lib/Target/AMDGPU/SIModeRegister.cpp 240 if ((MI.getOpcode() == AMDGPU::S_SETREG_B32) ||