|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc16587 { 525, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x80300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #525 = BUFFER_LOAD_DWORDX2_OFFSET
16588 { 526, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x81300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #526 = BUFFER_LOAD_DWORDX2_OFFSET_exact
16659 { 597, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #597 = BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET
16660 { 598, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #598 = BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_exact
16677 { 615, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #615 = BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET
16678 { 616, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #616 = BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_exact
16704 { 642, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #642 = BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET
16705 { 643, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #643 = BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_exact
16749 { 687, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x80300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #687 = BUFFER_LOAD_FORMAT_XY_OFFSET
16750 { 688, 9, 1, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x81300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #688 = BUFFER_LOAD_FORMAT_XY_OFFSET_exact
16920 { 858, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x80300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #858 = BUFFER_STORE_DWORDX2_OFFSET
16921 { 859, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x81300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #859 = BUFFER_STORE_DWORDX2_OFFSET_exact
16965 { 903, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #903 = BUFFER_STORE_FORMAT_D16_XYZW_OFFSET
16966 { 904, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #904 = BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact
16983 { 921, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #921 = BUFFER_STORE_FORMAT_D16_XYZ_OFFSET
16984 { 922, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #922 = BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact
17010 { 948, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4080300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #948 = BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET
17011 { 949, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x4081300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #949 = BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact
17055 { 993, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x80300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #993 = BUFFER_STORE_FORMAT_XY_OFFSET
17056 { 994, 9, 0, 8, 3, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x81300010000ULL, ImplicitList2, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #994 = BUFFER_STORE_FORMAT_XY_OFFSET_exact
20994 { 4932, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #4932 = BUFFER_LOAD_DWORDX2_OFFSET_gfx10
20995 { 4933, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #4933 = BUFFER_LOAD_DWORDX2_OFFSET_gfx6_gfx7
20996 { 4934, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #4934 = BUFFER_LOAD_DWORDX2_OFFSET_vi
21067 { 5005, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5005 = BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10
21068 { 5006, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5006 = BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi
21079 { 5017, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5017 = BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10
21080 { 5018, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5018 = BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi
21096 { 5034, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5034 = BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80
21145 { 5083, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5083 = BUFFER_LOAD_FORMAT_XY_OFFSET_gfx10
21146 { 5084, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5084 = BUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7
21147 { 5085, 9, 1, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5085 = BUFFER_LOAD_FORMAT_XY_OFFSET_vi
21357 { 5295, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5295 = BUFFER_STORE_DWORDX2_OFFSET_gfx10
21358 { 5296, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5296 = BUFFER_STORE_DWORDX2_OFFSET_gfx6_gfx7
21359 { 5297, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5297 = BUFFER_STORE_DWORDX2_OFFSET_vi
21409 { 5347, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5347 = BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10
21410 { 5348, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5348 = BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi
21421 { 5359, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5359 = BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10
21422 { 5360, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5360 = BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi
21438 { 5376, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x4080300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5376 = BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80
21487 { 5425, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5425 = BUFFER_STORE_FORMAT_XY_OFFSET_gfx10
21488 { 5426, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5426 = BUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7
21489 { 5427, 9, 0, 8, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x80300010000ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #5427 = BUFFER_STORE_FORMAT_XY_OFFSET_vi