|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc18732 { 2670, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2670 = V_CMPX_EQ_I32_e32
18734 { 2672, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2672 = V_CMPX_EQ_I32_nosdst_e32
18748 { 2686, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2686 = V_CMPX_EQ_U32_e32
18750 { 2688, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2688 = V_CMPX_EQ_U32_nosdst_e32
18780 { 2718, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2718 = V_CMPX_F_I32_e32
18782 { 2720, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2720 = V_CMPX_F_I32_nosdst_e32
18796 { 2734, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2734 = V_CMPX_F_U32_e32
18798 { 2736, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2736 = V_CMPX_F_U32_nosdst_e32
18828 { 2766, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2766 = V_CMPX_GE_I32_e32
18830 { 2768, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2768 = V_CMPX_GE_I32_nosdst_e32
18844 { 2782, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2782 = V_CMPX_GE_U32_e32
18846 { 2784, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2784 = V_CMPX_GE_U32_nosdst_e32
18876 { 2814, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2814 = V_CMPX_GT_I32_e32
18878 { 2816, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2816 = V_CMPX_GT_I32_nosdst_e32
18892 { 2830, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2830 = V_CMPX_GT_U32_e32
18894 { 2832, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2832 = V_CMPX_GT_U32_nosdst_e32
18924 { 2862, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2862 = V_CMPX_LE_I32_e32
18926 { 2864, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2864 = V_CMPX_LE_I32_nosdst_e32
18940 { 2878, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2878 = V_CMPX_LE_U32_e32
18942 { 2880, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2880 = V_CMPX_LE_U32_nosdst_e32
18988 { 2926, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2926 = V_CMPX_LT_I32_e32
18990 { 2928, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2928 = V_CMPX_LT_I32_nosdst_e32
19004 { 2942, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2942 = V_CMPX_LT_U32_e32
19006 { 2944, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2944 = V_CMPX_LT_U32_nosdst_e32
19036 { 2974, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2974 = V_CMPX_NE_I32_e32
19038 { 2976, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2976 = V_CMPX_NE_I32_nosdst_e32
19052 { 2990, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #2990 = V_CMPX_NE_U32_e32
19054 { 2992, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #2992 = V_CMPX_NE_U32_nosdst_e32
19180 { 3118, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #3118 = V_CMPX_T_I32_e32
19182 { 3120, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #3120 = V_CMPX_T_I32_nosdst_e32
19196 { 3134, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #3134 = V_CMPX_T_U32_e32
19198 { 3136, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #3136 = V_CMPX_T_U32_nosdst_e32
19241 { 3179, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3179 = V_CMP_EQ_I32_e32
19249 { 3187, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3187 = V_CMP_EQ_U32_e32
19265 { 3203, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3203 = V_CMP_F_I32_e32
19273 { 3211, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3211 = V_CMP_F_U32_e32
19289 { 3227, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3227 = V_CMP_GE_I32_e32
19297 { 3235, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3235 = V_CMP_GE_U32_e32
19313 { 3251, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3251 = V_CMP_GT_I32_e32
19321 { 3259, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3259 = V_CMP_GT_U32_e32
19337 { 3275, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3275 = V_CMP_LE_I32_e32
19345 { 3283, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3283 = V_CMP_LE_U32_e32
19369 { 3307, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3307 = V_CMP_LT_I32_e32
19377 { 3315, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3315 = V_CMP_LT_U32_e32
19393 { 3331, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3331 = V_CMP_NE_I32_e32
19401 { 3339, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3339 = V_CMP_NE_U32_e32
19465 { 3403, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3403 = V_CMP_T_I32_e32
19473 { 3411, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #3411 = V_CMP_T_U32_e32
28327 { 12265, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12265 = V_CMPX_EQ_I32_e32_gfx10
28328 { 12266, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12266 = V_CMPX_EQ_I32_e32_gfx6_gfx7
28329 { 12267, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12267 = V_CMPX_EQ_I32_e32_vi
28349 { 12287, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12287 = V_CMPX_EQ_U32_e32_gfx10
28350 { 12288, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12288 = V_CMPX_EQ_U32_e32_gfx6_gfx7
28351 { 12289, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12289 = V_CMPX_EQ_U32_e32_vi
28390 { 12328, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12328 = V_CMPX_F_I32_e32_gfx10
28391 { 12329, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12329 = V_CMPX_F_I32_e32_gfx6_gfx7
28392 { 12330, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12330 = V_CMPX_F_I32_e32_vi
28409 { 12347, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12347 = V_CMPX_F_U32_e32_gfx10
28410 { 12348, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12348 = V_CMPX_F_U32_e32_gfx6_gfx7
28411 { 12349, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12349 = V_CMPX_F_U32_e32_vi
28453 { 12391, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12391 = V_CMPX_GE_I32_e32_gfx10
28454 { 12392, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12392 = V_CMPX_GE_I32_e32_gfx6_gfx7
28455 { 12393, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12393 = V_CMPX_GE_I32_e32_vi
28475 { 12413, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12413 = V_CMPX_GE_U32_e32_gfx10
28476 { 12414, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12414 = V_CMPX_GE_U32_e32_gfx6_gfx7
28477 { 12415, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12415 = V_CMPX_GE_U32_e32_vi
28519 { 12457, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12457 = V_CMPX_GT_I32_e32_gfx10
28520 { 12458, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12458 = V_CMPX_GT_I32_e32_gfx6_gfx7
28521 { 12459, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12459 = V_CMPX_GT_I32_e32_vi
28541 { 12479, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12479 = V_CMPX_GT_U32_e32_gfx10
28542 { 12480, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12480 = V_CMPX_GT_U32_e32_gfx6_gfx7
28543 { 12481, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12481 = V_CMPX_GT_U32_e32_vi
28585 { 12523, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12523 = V_CMPX_LE_I32_e32_gfx10
28586 { 12524, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12524 = V_CMPX_LE_I32_e32_gfx6_gfx7
28587 { 12525, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12525 = V_CMPX_LE_I32_e32_vi
28607 { 12545, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12545 = V_CMPX_LE_U32_e32_gfx10
28608 { 12546, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12546 = V_CMPX_LE_U32_e32_gfx6_gfx7
28609 { 12547, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12547 = V_CMPX_LE_U32_e32_vi
28673 { 12611, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12611 = V_CMPX_LT_I32_e32_gfx10
28674 { 12612, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12612 = V_CMPX_LT_I32_e32_gfx6_gfx7
28675 { 12613, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12613 = V_CMPX_LT_I32_e32_vi
28695 { 12633, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12633 = V_CMPX_LT_U32_e32_gfx10
28696 { 12634, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12634 = V_CMPX_LT_U32_e32_gfx6_gfx7
28697 { 12635, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12635 = V_CMPX_LT_U32_e32_vi
28739 { 12677, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12677 = V_CMPX_NE_I32_e32_gfx10
28740 { 12678, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12678 = V_CMPX_NE_I32_e32_gfx6_gfx7
28741 { 12679, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12679 = V_CMPX_NE_I32_e32_vi
28761 { 12699, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12699 = V_CMPX_NE_U32_e32_gfx10
28762 { 12700, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12700 = V_CMPX_NE_U32_e32_gfx6_gfx7
28763 { 12701, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12701 = V_CMPX_NE_U32_e32_vi
28934 { 12872, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12872 = V_CMPX_T_I32_e32_gfx10
28935 { 12873, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12873 = V_CMPX_T_I32_e32_gfx6_gfx7
28936 { 12874, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12874 = V_CMPX_T_I32_e32_vi
28953 { 12891, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo335, -1 ,nullptr }, // Inst #12891 = V_CMPX_T_U32_e32_gfx10
28954 { 12892, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12892 = V_CMPX_T_U32_e32_gfx6_gfx7
28955 { 12893, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo335, -1 ,nullptr }, // Inst #12893 = V_CMPX_T_U32_e32_vi
29041 { 12979, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #12979 = V_CMP_EQ_I32_e32_gfx10
29042 { 12980, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #12980 = V_CMP_EQ_I32_e32_gfx6_gfx7
29043 { 12981, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #12981 = V_CMP_EQ_I32_e32_vi
29063 { 13001, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13001 = V_CMP_EQ_U32_e32_gfx10
29064 { 13002, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13002 = V_CMP_EQ_U32_e32_gfx6_gfx7
29065 { 13003, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13003 = V_CMP_EQ_U32_e32_vi
29104 { 13042, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13042 = V_CMP_F_I32_e32_gfx10
29105 { 13043, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13043 = V_CMP_F_I32_e32_gfx6_gfx7
29106 { 13044, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13044 = V_CMP_F_I32_e32_vi
29123 { 13061, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13061 = V_CMP_F_U32_e32_gfx10
29124 { 13062, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13062 = V_CMP_F_U32_e32_gfx6_gfx7
29125 { 13063, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13063 = V_CMP_F_U32_e32_vi
29167 { 13105, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13105 = V_CMP_GE_I32_e32_gfx10
29168 { 13106, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13106 = V_CMP_GE_I32_e32_gfx6_gfx7
29169 { 13107, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13107 = V_CMP_GE_I32_e32_vi
29189 { 13127, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13127 = V_CMP_GE_U32_e32_gfx10
29190 { 13128, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13128 = V_CMP_GE_U32_e32_gfx6_gfx7
29191 { 13129, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13129 = V_CMP_GE_U32_e32_vi
29233 { 13171, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13171 = V_CMP_GT_I32_e32_gfx10
29234 { 13172, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13172 = V_CMP_GT_I32_e32_gfx6_gfx7
29235 { 13173, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13173 = V_CMP_GT_I32_e32_vi
29255 { 13193, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13193 = V_CMP_GT_U32_e32_gfx10
29256 { 13194, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13194 = V_CMP_GT_U32_e32_gfx6_gfx7
29257 { 13195, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13195 = V_CMP_GT_U32_e32_vi
29299 { 13237, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13237 = V_CMP_LE_I32_e32_gfx10
29300 { 13238, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13238 = V_CMP_LE_I32_e32_gfx6_gfx7
29301 { 13239, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13239 = V_CMP_LE_I32_e32_vi
29321 { 13259, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13259 = V_CMP_LE_U32_e32_gfx10
29322 { 13260, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13260 = V_CMP_LE_U32_e32_gfx6_gfx7
29323 { 13261, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13261 = V_CMP_LE_U32_e32_vi
29387 { 13325, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13325 = V_CMP_LT_I32_e32_gfx10
29388 { 13326, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13326 = V_CMP_LT_I32_e32_gfx6_gfx7
29389 { 13327, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13327 = V_CMP_LT_I32_e32_vi
29409 { 13347, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13347 = V_CMP_LT_U32_e32_gfx10
29410 { 13348, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13348 = V_CMP_LT_U32_e32_gfx6_gfx7
29411 { 13349, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13349 = V_CMP_LT_U32_e32_vi
29453 { 13391, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13391 = V_CMP_NE_I32_e32_gfx10
29454 { 13392, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13392 = V_CMP_NE_I32_e32_gfx6_gfx7
29455 { 13393, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13393 = V_CMP_NE_I32_e32_vi
29475 { 13413, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13413 = V_CMP_NE_U32_e32_gfx10
29476 { 13414, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13414 = V_CMP_NE_U32_e32_gfx6_gfx7
29477 { 13415, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13415 = V_CMP_NE_U32_e32_vi
29648 { 13586, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13586 = V_CMP_T_I32_e32_gfx10
29649 { 13587, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13587 = V_CMP_T_I32_e32_gfx6_gfx7
29650 { 13588, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13588 = V_CMP_T_I32_e32_vi
29667 { 13605, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13605 = V_CMP_T_U32_e32_gfx10
29668 { 13606, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13606 = V_CMP_T_U32_e32_gfx6_gfx7
29669 { 13607, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo335, -1 ,nullptr }, // Inst #13607 = V_CMP_T_U32_e32_vi