|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc18726 { 2664, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2664 = V_CMPX_EQ_I16_e32
18728 { 2666, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2666 = V_CMPX_EQ_I16_nosdst_e32
18742 { 2680, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2680 = V_CMPX_EQ_U16_e32
18744 { 2682, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2682 = V_CMPX_EQ_U16_nosdst_e32
18774 { 2712, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2712 = V_CMPX_F_I16_e32
18776 { 2714, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2714 = V_CMPX_F_I16_nosdst_e32
18790 { 2728, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2728 = V_CMPX_F_U16_e32
18792 { 2730, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2730 = V_CMPX_F_U16_nosdst_e32
18822 { 2760, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2760 = V_CMPX_GE_I16_e32
18824 { 2762, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2762 = V_CMPX_GE_I16_nosdst_e32
18838 { 2776, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2776 = V_CMPX_GE_U16_e32
18840 { 2778, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2778 = V_CMPX_GE_U16_nosdst_e32
18870 { 2808, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2808 = V_CMPX_GT_I16_e32
18872 { 2810, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2810 = V_CMPX_GT_I16_nosdst_e32
18886 { 2824, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2824 = V_CMPX_GT_U16_e32
18888 { 2826, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2826 = V_CMPX_GT_U16_nosdst_e32
18918 { 2856, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2856 = V_CMPX_LE_I16_e32
18920 { 2858, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2858 = V_CMPX_LE_I16_nosdst_e32
18934 { 2872, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2872 = V_CMPX_LE_U16_e32
18936 { 2874, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2874 = V_CMPX_LE_U16_nosdst_e32
18982 { 2920, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2920 = V_CMPX_LT_I16_e32
18984 { 2922, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2922 = V_CMPX_LT_I16_nosdst_e32
18998 { 2936, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2936 = V_CMPX_LT_U16_e32
19000 { 2938, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2938 = V_CMPX_LT_U16_nosdst_e32
19030 { 2968, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2968 = V_CMPX_NE_I16_e32
19032 { 2970, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2970 = V_CMPX_NE_I16_nosdst_e32
19046 { 2984, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #2984 = V_CMPX_NE_U16_e32
19048 { 2986, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #2986 = V_CMPX_NE_U16_nosdst_e32
19174 { 3112, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #3112 = V_CMPX_T_I16_e32
19176 { 3114, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #3114 = V_CMPX_T_I16_nosdst_e32
19190 { 3128, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #3128 = V_CMPX_T_U16_e32
19192 { 3130, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::Convergent), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #3130 = V_CMPX_T_U16_nosdst_e32
19238 { 3176, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3176 = V_CMP_EQ_I16_e32
19246 { 3184, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3184 = V_CMP_EQ_U16_e32
19262 { 3200, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3200 = V_CMP_F_I16_e32
19270 { 3208, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3208 = V_CMP_F_U16_e32
19286 { 3224, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3224 = V_CMP_GE_I16_e32
19294 { 3232, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3232 = V_CMP_GE_U16_e32
19310 { 3248, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3248 = V_CMP_GT_I16_e32
19318 { 3256, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3256 = V_CMP_GT_U16_e32
19334 { 3272, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3272 = V_CMP_LE_I16_e32
19342 { 3280, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3280 = V_CMP_LE_U16_e32
19366 { 3304, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3304 = V_CMP_LT_I16_e32
19374 { 3312, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3312 = V_CMP_LT_U16_e32
19390 { 3328, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3328 = V_CMP_NE_I16_e32
19398 { 3336, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3336 = V_CMP_NE_U16_e32
19462 { 3400, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3400 = V_CMP_T_I16_e32
19470 { 3408, 2, 0, 4, 2, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Compare)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #3408 = V_CMP_T_U16_e32
28320 { 12258, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12258 = V_CMPX_EQ_I16_e32_gfx10
28321 { 12259, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12259 = V_CMPX_EQ_I16_e32_vi
28342 { 12280, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12280 = V_CMPX_EQ_U16_e32_gfx10
28343 { 12281, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12281 = V_CMPX_EQ_U16_e32_vi
28386 { 12324, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12324 = V_CMPX_F_I16_e32_vi
28405 { 12343, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12343 = V_CMPX_F_U16_e32_vi
28446 { 12384, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12384 = V_CMPX_GE_I16_e32_gfx10
28447 { 12385, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12385 = V_CMPX_GE_I16_e32_vi
28468 { 12406, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12406 = V_CMPX_GE_U16_e32_gfx10
28469 { 12407, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12407 = V_CMPX_GE_U16_e32_vi
28512 { 12450, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12450 = V_CMPX_GT_I16_e32_gfx10
28513 { 12451, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12451 = V_CMPX_GT_I16_e32_vi
28534 { 12472, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12472 = V_CMPX_GT_U16_e32_gfx10
28535 { 12473, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12473 = V_CMPX_GT_U16_e32_vi
28578 { 12516, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12516 = V_CMPX_LE_I16_e32_gfx10
28579 { 12517, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12517 = V_CMPX_LE_I16_e32_vi
28600 { 12538, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12538 = V_CMPX_LE_U16_e32_gfx10
28601 { 12539, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12539 = V_CMPX_LE_U16_e32_vi
28666 { 12604, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12604 = V_CMPX_LT_I16_e32_gfx10
28667 { 12605, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12605 = V_CMPX_LT_I16_e32_vi
28688 { 12626, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12626 = V_CMPX_LT_U16_e32_gfx10
28689 { 12627, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12627 = V_CMPX_LT_U16_e32_vi
28732 { 12670, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12670 = V_CMPX_NE_I16_e32_gfx10
28733 { 12671, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12671 = V_CMPX_NE_I16_e32_vi
28754 { 12692, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList2, OperandInfo330, -1 ,nullptr }, // Inst #12692 = V_CMPX_NE_U16_e32_gfx10
28755 { 12693, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12693 = V_CMPX_NE_U16_e32_vi
28930 { 12868, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12868 = V_CMPX_T_I16_e32_vi
28949 { 12887, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList13, OperandInfo330, -1 ,nullptr }, // Inst #12887 = V_CMPX_T_U16_e32_vi
29034 { 12972, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #12972 = V_CMP_EQ_I16_e32_gfx10
29035 { 12973, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #12973 = V_CMP_EQ_I16_e32_vi
29056 { 12994, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #12994 = V_CMP_EQ_U16_e32_gfx10
29057 { 12995, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #12995 = V_CMP_EQ_U16_e32_vi
29100 { 13038, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13038 = V_CMP_F_I16_e32_vi
29119 { 13057, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13057 = V_CMP_F_U16_e32_vi
29160 { 13098, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13098 = V_CMP_GE_I16_e32_gfx10
29161 { 13099, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13099 = V_CMP_GE_I16_e32_vi
29182 { 13120, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13120 = V_CMP_GE_U16_e32_gfx10
29183 { 13121, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13121 = V_CMP_GE_U16_e32_vi
29226 { 13164, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13164 = V_CMP_GT_I16_e32_gfx10
29227 { 13165, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13165 = V_CMP_GT_I16_e32_vi
29248 { 13186, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13186 = V_CMP_GT_U16_e32_gfx10
29249 { 13187, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13187 = V_CMP_GT_U16_e32_vi
29292 { 13230, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13230 = V_CMP_LE_I16_e32_gfx10
29293 { 13231, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13231 = V_CMP_LE_I16_e32_vi
29314 { 13252, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13252 = V_CMP_LE_U16_e32_gfx10
29315 { 13253, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13253 = V_CMP_LE_U16_e32_vi
29380 { 13318, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13318 = V_CMP_LT_I16_e32_gfx10
29381 { 13319, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13319 = V_CMP_LT_I16_e32_vi
29402 { 13340, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13340 = V_CMP_LT_U16_e32_gfx10
29403 { 13341, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13341 = V_CMP_LT_U16_e32_vi
29446 { 13384, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13384 = V_CMP_NE_I16_e32_gfx10
29447 { 13385, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13385 = V_CMP_NE_I16_e32_vi
29468 { 13406, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13406 = V_CMP_NE_U16_e32_gfx10
29469 { 13407, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13407 = V_CMP_NE_U16_e32_vi
29644 { 13582, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13582 = V_CMP_T_I16_e32_vi
29663 { 13601, 2, 0, 4, 2, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x202ULL, ImplicitList2, ImplicitList14, OperandInfo330, -1 ,nullptr }, // Inst #13601 = V_CMP_T_U16_e32_vi