|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc 5679 case MCK_VSrcF32: {
10096 case MCK_VSrcF32: return "MCK_VSrcF32";
18859 { 13261 /* v_add_f32 */, AMDGPU::V_ADD_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
18860 { 13261 /* v_add_f32 */, AMDGPU::V_ADD_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
18861 { 13261 /* v_add_f32 */, AMDGPU::V_ADD_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
18887 { 13609 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
18888 { 13609 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
18889 { 13609 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
18904 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
18905 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
18906 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
18907 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18908 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18909 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18910 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18911 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18912 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18913 { 13693 /* v_cmp_class_f32_e32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
18914 { 13693 /* v_cmp_class_f32_e32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
18915 { 13693 /* v_cmp_class_f32_e32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
18936 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
18937 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
18938 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
18939 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18940 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18941 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18942 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18943 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18944 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18945 { 13792 /* v_cmp_eq_f32_e32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
18946 { 13792 /* v_cmp_eq_f32_e32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
18947 { 13792 /* v_cmp_eq_f32_e32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19032 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19033 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19034 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19035 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19036 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19037 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19038 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19039 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19040 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19041 { 14059 /* v_cmp_f_f32_e32 */, AMDGPU::V_CMP_F_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19042 { 14059 /* v_cmp_f_f32_e32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19043 { 14059 /* v_cmp_f_f32_e32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19120 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19121 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19122 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19123 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19124 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19125 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19126 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19127 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19128 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19129 { 14314 /* v_cmp_ge_f32_e32 */, AMDGPU::V_CMP_GE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19130 { 14314 /* v_cmp_ge_f32_e32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19131 { 14314 /* v_cmp_ge_f32_e32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19216 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19217 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19218 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19219 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19220 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19221 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19222 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19223 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19224 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19225 { 14584 /* v_cmp_gt_f32_e32 */, AMDGPU::V_CMP_GT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19226 { 14584 /* v_cmp_gt_f32_e32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19227 { 14584 /* v_cmp_gt_f32_e32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19312 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19313 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19314 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19315 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19316 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19317 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19318 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19319 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19320 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19321 { 14854 /* v_cmp_le_f32_e32 */, AMDGPU::V_CMP_LE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19322 { 14854 /* v_cmp_le_f32_e32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19323 { 14854 /* v_cmp_le_f32_e32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19408 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19409 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19410 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19411 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19412 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19413 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19414 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19415 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19416 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19417 { 15124 /* v_cmp_lg_f32_e32 */, AMDGPU::V_CMP_LG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19418 { 15124 /* v_cmp_lg_f32_e32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19419 { 15124 /* v_cmp_lg_f32_e32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19440 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19441 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19442 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19443 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19444 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19445 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19446 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19447 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19448 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19449 { 15214 /* v_cmp_lt_f32_e32 */, AMDGPU::V_CMP_LT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19450 { 15214 /* v_cmp_lt_f32_e32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19451 { 15214 /* v_cmp_lt_f32_e32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19600 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19601 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19602 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19603 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19604 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19605 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19606 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19607 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19608 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19609 { 15667 /* v_cmp_neq_f32_e32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19610 { 15667 /* v_cmp_neq_f32_e32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19611 { 15667 /* v_cmp_neq_f32_e32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19632 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19633 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19634 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19635 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19636 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19637 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19638 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19639 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19640 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19641 { 15763 /* v_cmp_nge_f32_e32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19642 { 15763 /* v_cmp_nge_f32_e32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19643 { 15763 /* v_cmp_nge_f32_e32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19664 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19665 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19666 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19667 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19668 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19669 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19670 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19671 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19672 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19673 { 15859 /* v_cmp_ngt_f32_e32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19674 { 15859 /* v_cmp_ngt_f32_e32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19675 { 15859 /* v_cmp_ngt_f32_e32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19696 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19697 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19698 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19699 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19700 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19701 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19702 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19703 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19704 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19705 { 15955 /* v_cmp_nle_f32_e32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19706 { 15955 /* v_cmp_nle_f32_e32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19707 { 15955 /* v_cmp_nle_f32_e32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19728 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19729 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19730 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19731 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19732 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19733 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19734 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19735 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19736 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19737 { 16051 /* v_cmp_nlg_f32_e32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19738 { 16051 /* v_cmp_nlg_f32_e32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19739 { 16051 /* v_cmp_nlg_f32_e32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19760 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19761 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19762 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19763 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19764 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19765 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19766 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19767 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19768 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19769 { 16147 /* v_cmp_nlt_f32_e32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19770 { 16147 /* v_cmp_nlt_f32_e32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19771 { 16147 /* v_cmp_nlt_f32_e32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19792 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19793 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19794 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19795 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19796 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19797 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19798 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19799 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19800 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19801 { 16237 /* v_cmp_o_f32_e32 */, AMDGPU::V_CMP_O_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19802 { 16237 /* v_cmp_o_f32_e32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19803 { 16237 /* v_cmp_o_f32_e32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19880 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19881 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19882 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19883 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19884 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19885 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19886 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19887 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19888 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19889 { 16495 /* v_cmp_tru_f32_e32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19890 { 16495 /* v_cmp_tru_f32_e32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19891 { 16495 /* v_cmp_tru_f32_e32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19912 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19913 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19914 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19915 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19916 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19917 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19918 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19919 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx10, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus_isGFX10Plus_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19920 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19921 { 16585 /* v_cmp_u_f32_e32 */, AMDGPU::V_CMP_U_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
19922 { 16585 /* v_cmp_u_f32_e32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19923 { 16585 /* v_cmp_u_f32_e32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
19936 { 16629 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19937 { 16629 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19938 { 16629 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19939 { 16643 /* v_cmps_eq_f32_e32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19944 { 16693 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19945 { 16693 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19946 { 16693 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19947 { 16706 /* v_cmps_f_f32_e32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19952 { 16753 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19953 { 16753 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19954 { 16753 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19955 { 16767 /* v_cmps_ge_f32_e32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19960 { 16817 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19961 { 16817 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19962 { 16817 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19963 { 16831 /* v_cmps_gt_f32_e32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19968 { 16881 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19969 { 16881 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19970 { 16881 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19971 { 16895 /* v_cmps_le_f32_e32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19976 { 16945 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19977 { 16945 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19978 { 16945 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19979 { 16959 /* v_cmps_lg_f32_e32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19984 { 17009 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19985 { 17009 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19986 { 17009 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19987 { 17023 /* v_cmps_lt_f32_e32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19992 { 17073 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
19993 { 17073 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19994 { 17073 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19995 { 17088 /* v_cmps_neq_f32_e32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20000 { 17141 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20001 { 17141 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20002 { 17141 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20003 { 17156 /* v_cmps_nge_f32_e32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20008 { 17209 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20009 { 17209 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20010 { 17209 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20011 { 17224 /* v_cmps_ngt_f32_e32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20016 { 17277 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20017 { 17277 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20018 { 17277 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20019 { 17292 /* v_cmps_nle_f32_e32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20024 { 17345 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20025 { 17345 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20026 { 17345 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20027 { 17360 /* v_cmps_nlg_f32_e32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20032 { 17413 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20033 { 17413 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20034 { 17413 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20035 { 17428 /* v_cmps_nlt_f32_e32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20040 { 17481 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20041 { 17481 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20042 { 17481 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20043 { 17494 /* v_cmps_o_f32_e32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20048 { 17541 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20049 { 17541 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20050 { 17541 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20051 { 17556 /* v_cmps_tru_f32_e32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20056 { 17609 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20057 { 17609 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20058 { 17609 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20059 { 17622 /* v_cmps_u_f32_e32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20064 { 17669 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20065 { 17669 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20066 { 17669 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20067 { 17684 /* v_cmpsx_eq_f32_e32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20072 { 17737 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20073 { 17737 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20074 { 17737 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20075 { 17751 /* v_cmpsx_f_f32_e32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20080 { 17801 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20081 { 17801 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20082 { 17801 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20083 { 17816 /* v_cmpsx_ge_f32_e32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20088 { 17869 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20089 { 17869 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20090 { 17869 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20091 { 17884 /* v_cmpsx_gt_f32_e32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20096 { 17937 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20097 { 17937 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20098 { 17937 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20099 { 17952 /* v_cmpsx_le_f32_e32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20104 { 18005 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20105 { 18005 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20106 { 18005 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20107 { 18020 /* v_cmpsx_lg_f32_e32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20112 { 18073 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20113 { 18073 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20114 { 18073 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20115 { 18088 /* v_cmpsx_lt_f32_e32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20120 { 18141 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20121 { 18141 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20122 { 18141 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20123 { 18157 /* v_cmpsx_neq_f32_e32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20128 { 18213 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20129 { 18213 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20130 { 18213 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20131 { 18229 /* v_cmpsx_nge_f32_e32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20136 { 18285 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20137 { 18285 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20138 { 18285 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20139 { 18301 /* v_cmpsx_ngt_f32_e32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20144 { 18357 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20145 { 18357 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20146 { 18357 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20147 { 18373 /* v_cmpsx_nle_f32_e32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20152 { 18429 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20153 { 18429 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20154 { 18429 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20155 { 18445 /* v_cmpsx_nlg_f32_e32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20160 { 18501 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20161 { 18501 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20162 { 18501 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20163 { 18517 /* v_cmpsx_nlt_f32_e32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20168 { 18573 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20169 { 18573 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20170 { 18573 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20171 { 18587 /* v_cmpsx_o_f32_e32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20176 { 18637 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20177 { 18637 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20178 { 18637 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20179 { 18653 /* v_cmpsx_tru_f32_e32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20184 { 18709 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20185 { 18709 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20186 { 18709 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20187 { 18723 /* v_cmpsx_u_f32_e32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20198 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20199 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20200 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20201 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20202 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20203 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20204 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20205 { 18828 /* v_cmpx_class_f32_e32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20206 { 18828 /* v_cmpx_class_f32_e32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20207 { 18828 /* v_cmpx_class_f32_e32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20224 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20225 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20226 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20227 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20228 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20229 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20230 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20231 { 18933 /* v_cmpx_eq_f32_e32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20232 { 18933 /* v_cmpx_eq_f32_e32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20233 { 18933 /* v_cmpx_eq_f32_e32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20302 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20303 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20304 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20305 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20306 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20307 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20308 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20309 { 19218 /* v_cmpx_f_f32_e32 */, AMDGPU::V_CMPX_F_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20310 { 19218 /* v_cmpx_f_f32_e32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20311 { 19218 /* v_cmpx_f_f32_e32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20376 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20377 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20378 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20379 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20380 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20381 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20382 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20383 { 19491 /* v_cmpx_ge_f32_e32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20384 { 19491 /* v_cmpx_ge_f32_e32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20385 { 19491 /* v_cmpx_ge_f32_e32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20454 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20455 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20456 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20457 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20458 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20459 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20460 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20461 { 19779 /* v_cmpx_gt_f32_e32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20462 { 19779 /* v_cmpx_gt_f32_e32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20463 { 19779 /* v_cmpx_gt_f32_e32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20532 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20533 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20534 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20535 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20536 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20537 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20538 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20539 { 20067 /* v_cmpx_le_f32_e32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20540 { 20067 /* v_cmpx_le_f32_e32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20541 { 20067 /* v_cmpx_le_f32_e32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20610 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20611 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20612 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20613 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20614 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20615 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20616 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20617 { 20355 /* v_cmpx_lg_f32_e32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20618 { 20355 /* v_cmpx_lg_f32_e32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20619 { 20355 /* v_cmpx_lg_f32_e32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20636 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20637 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20638 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20639 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20640 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20641 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20642 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20643 { 20451 /* v_cmpx_lt_f32_e32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20644 { 20451 /* v_cmpx_lt_f32_e32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20645 { 20451 /* v_cmpx_lt_f32_e32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20766 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20767 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20768 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20769 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20770 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20771 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20772 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20773 { 20934 /* v_cmpx_neq_f32_e32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20774 { 20934 /* v_cmpx_neq_f32_e32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20775 { 20934 /* v_cmpx_neq_f32_e32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20792 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20793 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20794 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20795 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20796 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20797 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20798 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20799 { 21036 /* v_cmpx_nge_f32_e32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20800 { 21036 /* v_cmpx_nge_f32_e32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20801 { 21036 /* v_cmpx_nge_f32_e32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20818 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20819 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20820 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20821 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20822 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20823 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20824 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20825 { 21138 /* v_cmpx_ngt_f32_e32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20826 { 21138 /* v_cmpx_ngt_f32_e32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20827 { 21138 /* v_cmpx_ngt_f32_e32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20844 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20845 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20846 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20847 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20848 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20849 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20850 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20851 { 21240 /* v_cmpx_nle_f32_e32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20852 { 21240 /* v_cmpx_nle_f32_e32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20853 { 21240 /* v_cmpx_nle_f32_e32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20870 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20871 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20872 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20873 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20874 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20875 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20876 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20877 { 21342 /* v_cmpx_nlg_f32_e32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20878 { 21342 /* v_cmpx_nlg_f32_e32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20879 { 21342 /* v_cmpx_nlg_f32_e32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20896 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20897 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20898 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20899 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20900 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20901 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20902 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20903 { 21444 /* v_cmpx_nlt_f32_e32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20904 { 21444 /* v_cmpx_nlt_f32_e32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20905 { 21444 /* v_cmpx_nlt_f32_e32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20922 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20923 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20924 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20925 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20926 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20927 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20928 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20929 { 21540 /* v_cmpx_o_f32_e32 */, AMDGPU::V_CMPX_O_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20930 { 21540 /* v_cmpx_o_f32_e32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20931 { 21540 /* v_cmpx_o_f32_e32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20996 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
20997 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
20998 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
20999 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21000 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21001 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21002 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21003 { 21816 /* v_cmpx_tru_f32_e32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
21004 { 21816 /* v_cmpx_tru_f32_e32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
21005 { 21816 /* v_cmpx_tru_f32_e32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
21022 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
21023 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
21024 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
21025 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21026 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21027 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21028 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9_isGFX8GFX9_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21029 { 21912 /* v_cmpx_u_f32_e32 */, AMDGPU::V_CMPX_U_F32_e32_gfx10, Convert__VSrcF321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcF32, MCK_VGPR_32 }, },
21030 { 21912 /* v_cmpx_u_f32_e32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcF32, MCK_VGPR_32 }, },
21031 { 21912 /* v_cmpx_u_f32_e32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcF32, MCK_VGPR_32 }, },
21053 { 21983 /* v_cos_f32 */, AMDGPU::V_COS_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21054 { 21983 /* v_cos_f32 */, AMDGPU::V_COS_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21055 { 21983 /* v_cos_f32 */, AMDGPU::V_COS_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21056 { 22045 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21057 { 22045 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21058 { 22045 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21087 { 22211 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VReg_64, MCK_VSrcF32 }, },
21088 { 22211 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VReg_64, MCK_VSrcF32 }, },
21089 { 22211 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VReg_64, MCK_VSrcF32 }, },
21096 { 22253 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21097 { 22253 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21098 { 22253 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21101 { 22285 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21102 { 22285 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21103 { 22285 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21116 { 22418 /* v_cvt_pkaccum_u8_f32 */, AMDGPU::V_CVT_PKACCUM_U8_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21117 { 22460 /* v_cvt_pknorm_i16_f32 */, AMDGPU::V_CVT_PKNORM_I16_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21118 { 22502 /* v_cvt_pknorm_u16_f32 */, AMDGPU::V_CVT_PKNORM_U16_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21119 { 22523 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21120 { 22523 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21121 { 22543 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21122 { 22543 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21123 { 22543 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21126 { 22575 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21127 { 22575 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21128 { 22575 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21140 { 22909 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21141 { 22909 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21142 { 22909 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21143 { 22919 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e32_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX7GFX8GFX9_isGFX7Only, { MCK_VGPR_32, MCK_VSrcF32 }, },
21144 { 22919 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX7GFX8GFX9_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21156 { 22981 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21157 { 22981 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21158 { 22981 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21165 { 23133 /* v_fmac_f32 */, AMDGPU::V_FMAC_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0_1_1, AMFBS_HasDLInsts_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21166 { 23133 /* v_fmac_f32 */, AMDGPU::V_FMAC_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0_1_1, AMFBS_HasDLInsts_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21171 { 23180 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21172 { 23180 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21173 { 23180 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21179 { 23224 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21180 { 23224 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21181 { 23224 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21187 { 23281 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21188 { 23281 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21189 { 23281 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21207 { 23451 /* v_ldexp_f32 */, AMDGPU::V_LDEXP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21208 { 23485 /* v_log_clamp_f32 */, AMDGPU::V_LOG_CLAMP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21211 { 23511 /* v_log_f32 */, AMDGPU::V_LOG_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21212 { 23511 /* v_log_f32 */, AMDGPU::V_LOG_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21213 { 23511 /* v_log_f32 */, AMDGPU::V_LOG_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21214 { 23521 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e32_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX7GFX8GFX9_isGFX7Only, { MCK_VGPR_32, MCK_VSrcF32 }, },
21215 { 23521 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX7GFX8GFX9_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21227 { 23705 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0_1_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21228 { 23705 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0_1_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21229 { 23705 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0_1_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21230 { 23715 /* v_mac_legacy_f32 */, AMDGPU::V_MAC_LEGACY_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7GFX10_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21231 { 23715 /* v_mac_legacy_f32 */, AMDGPU::V_MAC_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7GFX10_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21242 { 24094 /* v_max_f32 */, AMDGPU::V_MAX_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21243 { 24094 /* v_max_f32 */, AMDGPU::V_MAX_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21244 { 24094 /* v_max_f32 */, AMDGPU::V_MAX_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21249 { 24134 /* v_max_legacy_f32 */, AMDGPU::V_MAX_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21258 { 24785 /* v_min_f32 */, AMDGPU::V_MIN_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21259 { 24785 /* v_min_f32 */, AMDGPU::V_MIN_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21260 { 24785 /* v_min_f32 */, AMDGPU::V_MIN_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21265 { 24825 /* v_min_legacy_f32 */, AMDGPU::V_MIN_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21288 { 24999 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21289 { 24999 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21290 { 24999 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21300 { 25093 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21301 { 25093 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21302 { 25093 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21319 { 25577 /* v_rcp_clamp_f32 */, AMDGPU::V_RCP_CLAMP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21323 { 25619 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21324 { 25619 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21325 { 25619 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21329 { 25639 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21330 { 25639 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21331 { 25639 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21332 { 25655 /* v_rcp_legacy_f32 */, AMDGPU::V_RCP_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21339 { 25719 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21340 { 25719 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21341 { 25719 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21345 { 25743 /* v_rsq_clamp_f32 */, AMDGPU::V_RSQ_CLAMP_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21349 { 25785 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21350 { 25785 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21351 { 25785 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21355 { 25805 /* v_rsq_legacy_f32 */, AMDGPU::V_RSQ_LEGACY_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21361 { 25916 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21362 { 25916 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21363 { 25916 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21366 { 25937 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21367 { 25937 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21368 { 25937 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
21380 { 25998 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21381 { 25998 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21382 { 25998 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21406 { 26204 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21407 { 26204 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21408 { 26204 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
21419 { 26326 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e32_gfx10, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcF32 }, },
21420 { 26326 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e32_gfx6_gfx7, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_VSrcF32 }, },
21421 { 26326 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_VSrcF32 }, },
22244 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx10, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22244 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx10, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22244 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx10, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX10Plus, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22245 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx6_gfx7, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22245 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx6_gfx7, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22245 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_gfx6_gfx7, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX6GFX7, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22246 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_vi, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22246 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_vi, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22246 { 22704 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_vi, Convert__Reg1_0__BoolReg1_1__VSrcF321_2__VSrcF321_3__VSrcF321_4, AMFBS_isGFX8GFX9, { MCK_VGPR_32, MCK_BoolReg, MCK_VSrcF32, MCK_VSrcF32, MCK_VSrcF32 }, },
22250 { 22736 /* v_dot2_f32_f16 */, AMDGPU::V_DOT2_F32_F16_gfx10, ConvertCustom_cvtVOP3P, AMFBS_HasDot2Insts_isGFX10Plus, { MCK_VGPR_32, MCK_VSrcV2F16, MCK_VSrcV2F16, MCK_VSrcF32, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
22251 { 22736 /* v_dot2_f32_f16 */, AMDGPU::V_DOT2_F32_F16_vi, ConvertCustom_cvtVOP3P, AMFBS_HasDot2Insts_HasVOP3PInsts, { MCK_VGPR_32, MCK_VSrcV2F16, MCK_VSrcV2F16, MCK_VSrcF32, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },