|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc18968 { 13869 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
18969 { 13869 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
18970 { 13869 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
18977 { 13882 /* v_cmp_eq_i32_e32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
18978 { 13882 /* v_cmp_eq_i32_e32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
18979 { 13882 /* v_cmp_eq_i32_e32 */, AMDGPU::V_CMP_EQ_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19000 { 13959 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19001 { 13959 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19002 { 13959 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19009 { 13972 /* v_cmp_eq_u32_e32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19010 { 13972 /* v_cmp_eq_u32_e32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19011 { 13972 /* v_cmp_eq_u32_e32 */, AMDGPU::V_CMP_EQ_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19060 { 14131 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19061 { 14131 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19062 { 14131 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19069 { 14143 /* v_cmp_f_i32_e32 */, AMDGPU::V_CMP_F_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19070 { 14143 /* v_cmp_f_i32_e32 */, AMDGPU::V_CMP_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19071 { 14143 /* v_cmp_f_i32_e32 */, AMDGPU::V_CMP_F_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19088 { 14215 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19089 { 14215 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19090 { 14215 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19097 { 14227 /* v_cmp_f_u32_e32 */, AMDGPU::V_CMP_F_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19098 { 14227 /* v_cmp_f_u32_e32 */, AMDGPU::V_CMP_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19099 { 14227 /* v_cmp_f_u32_e32 */, AMDGPU::V_CMP_F_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19152 { 14391 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19153 { 14391 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19154 { 14391 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19161 { 14404 /* v_cmp_ge_i32_e32 */, AMDGPU::V_CMP_GE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19162 { 14404 /* v_cmp_ge_i32_e32 */, AMDGPU::V_CMP_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19163 { 14404 /* v_cmp_ge_i32_e32 */, AMDGPU::V_CMP_GE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19184 { 14481 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19185 { 14481 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19186 { 14481 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19193 { 14494 /* v_cmp_ge_u32_e32 */, AMDGPU::V_CMP_GE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19194 { 14494 /* v_cmp_ge_u32_e32 */, AMDGPU::V_CMP_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19195 { 14494 /* v_cmp_ge_u32_e32 */, AMDGPU::V_CMP_GE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19248 { 14661 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19249 { 14661 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19250 { 14661 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19257 { 14674 /* v_cmp_gt_i32_e32 */, AMDGPU::V_CMP_GT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19258 { 14674 /* v_cmp_gt_i32_e32 */, AMDGPU::V_CMP_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19259 { 14674 /* v_cmp_gt_i32_e32 */, AMDGPU::V_CMP_GT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19280 { 14751 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19281 { 14751 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19282 { 14751 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19289 { 14764 /* v_cmp_gt_u32_e32 */, AMDGPU::V_CMP_GT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19290 { 14764 /* v_cmp_gt_u32_e32 */, AMDGPU::V_CMP_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19291 { 14764 /* v_cmp_gt_u32_e32 */, AMDGPU::V_CMP_GT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19344 { 14931 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19345 { 14931 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19346 { 14931 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19353 { 14944 /* v_cmp_le_i32_e32 */, AMDGPU::V_CMP_LE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19354 { 14944 /* v_cmp_le_i32_e32 */, AMDGPU::V_CMP_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19355 { 14944 /* v_cmp_le_i32_e32 */, AMDGPU::V_CMP_LE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19376 { 15021 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19377 { 15021 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19378 { 15021 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19385 { 15034 /* v_cmp_le_u32_e32 */, AMDGPU::V_CMP_LE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19386 { 15034 /* v_cmp_le_u32_e32 */, AMDGPU::V_CMP_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19387 { 15034 /* v_cmp_le_u32_e32 */, AMDGPU::V_CMP_LE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19472 { 15291 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19473 { 15291 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19474 { 15291 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19481 { 15304 /* v_cmp_lt_i32_e32 */, AMDGPU::V_CMP_LT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19482 { 15304 /* v_cmp_lt_i32_e32 */, AMDGPU::V_CMP_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19483 { 15304 /* v_cmp_lt_i32_e32 */, AMDGPU::V_CMP_LT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19504 { 15381 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19505 { 15381 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19506 { 15381 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19513 { 15394 /* v_cmp_lt_u32_e32 */, AMDGPU::V_CMP_LT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19514 { 15394 /* v_cmp_lt_u32_e32 */, AMDGPU::V_CMP_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19515 { 15394 /* v_cmp_lt_u32_e32 */, AMDGPU::V_CMP_LT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19536 { 15471 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19537 { 15471 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19538 { 15471 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19545 { 15484 /* v_cmp_ne_i32_e32 */, AMDGPU::V_CMP_NE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19546 { 15484 /* v_cmp_ne_i32_e32 */, AMDGPU::V_CMP_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19547 { 15484 /* v_cmp_ne_i32_e32 */, AMDGPU::V_CMP_NE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19568 { 15561 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19569 { 15561 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19570 { 15561 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19577 { 15574 /* v_cmp_ne_u32_e32 */, AMDGPU::V_CMP_NE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19578 { 15574 /* v_cmp_ne_u32_e32 */, AMDGPU::V_CMP_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19579 { 15574 /* v_cmp_ne_u32_e32 */, AMDGPU::V_CMP_NE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19820 { 16309 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19821 { 16309 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19822 { 16309 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19829 { 16321 /* v_cmp_t_i32_e32 */, AMDGPU::V_CMP_T_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19830 { 16321 /* v_cmp_t_i32_e32 */, AMDGPU::V_CMP_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19831 { 16321 /* v_cmp_t_i32_e32 */, AMDGPU::V_CMP_T_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19848 { 16393 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19849 { 16393 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19850 { 16393 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
19857 { 16405 /* v_cmp_t_u32_e32 */, AMDGPU::V_CMP_T_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
19858 { 16405 /* v_cmp_t_u32_e32 */, AMDGPU::V_CMP_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
19859 { 16405 /* v_cmp_t_u32_e32 */, AMDGPU::V_CMP_T_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20250 { 19015 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20251 { 19015 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20252 { 19015 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20257 { 19029 /* v_cmpx_eq_i32_e32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20258 { 19029 /* v_cmpx_eq_i32_e32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20259 { 19029 /* v_cmpx_eq_i32_e32 */, AMDGPU::V_CMPX_EQ_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20276 { 19111 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20277 { 19111 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20278 { 19111 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20283 { 19125 /* v_cmpx_eq_u32_e32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20284 { 19125 /* v_cmpx_eq_u32_e32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20285 { 19125 /* v_cmpx_eq_u32_e32 */, AMDGPU::V_CMPX_EQ_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20326 { 19295 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20327 { 19295 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20328 { 19295 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20333 { 19308 /* v_cmpx_f_i32_e32 */, AMDGPU::V_CMPX_F_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20334 { 19308 /* v_cmpx_f_i32_e32 */, AMDGPU::V_CMPX_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20335 { 19308 /* v_cmpx_f_i32_e32 */, AMDGPU::V_CMPX_F_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20350 { 19385 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20351 { 19385 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20352 { 19385 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20357 { 19398 /* v_cmpx_f_u32_e32 */, AMDGPU::V_CMPX_F_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20358 { 19398 /* v_cmpx_f_u32_e32 */, AMDGPU::V_CMPX_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20359 { 19398 /* v_cmpx_f_u32_e32 */, AMDGPU::V_CMPX_F_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20402 { 19573 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20403 { 19573 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20404 { 19573 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20409 { 19587 /* v_cmpx_ge_i32_e32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20410 { 19587 /* v_cmpx_ge_i32_e32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20411 { 19587 /* v_cmpx_ge_i32_e32 */, AMDGPU::V_CMPX_GE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20428 { 19669 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20429 { 19669 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20430 { 19669 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20435 { 19683 /* v_cmpx_ge_u32_e32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20436 { 19683 /* v_cmpx_ge_u32_e32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20437 { 19683 /* v_cmpx_ge_u32_e32 */, AMDGPU::V_CMPX_GE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20480 { 19861 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20481 { 19861 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20482 { 19861 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20487 { 19875 /* v_cmpx_gt_i32_e32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20488 { 19875 /* v_cmpx_gt_i32_e32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20489 { 19875 /* v_cmpx_gt_i32_e32 */, AMDGPU::V_CMPX_GT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20506 { 19957 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20507 { 19957 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20508 { 19957 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20513 { 19971 /* v_cmpx_gt_u32_e32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20514 { 19971 /* v_cmpx_gt_u32_e32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20515 { 19971 /* v_cmpx_gt_u32_e32 */, AMDGPU::V_CMPX_GT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20558 { 20149 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20559 { 20149 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20560 { 20149 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20565 { 20163 /* v_cmpx_le_i32_e32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20566 { 20163 /* v_cmpx_le_i32_e32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20567 { 20163 /* v_cmpx_le_i32_e32 */, AMDGPU::V_CMPX_LE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20584 { 20245 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20585 { 20245 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20586 { 20245 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20591 { 20259 /* v_cmpx_le_u32_e32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20592 { 20259 /* v_cmpx_le_u32_e32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20593 { 20259 /* v_cmpx_le_u32_e32 */, AMDGPU::V_CMPX_LE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20662 { 20533 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20663 { 20533 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20664 { 20533 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20669 { 20547 /* v_cmpx_lt_i32_e32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20670 { 20547 /* v_cmpx_lt_i32_e32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20671 { 20547 /* v_cmpx_lt_i32_e32 */, AMDGPU::V_CMPX_LT_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20688 { 20629 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20689 { 20629 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20690 { 20629 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20695 { 20643 /* v_cmpx_lt_u32_e32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20696 { 20643 /* v_cmpx_lt_u32_e32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20697 { 20643 /* v_cmpx_lt_u32_e32 */, AMDGPU::V_CMPX_LT_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20714 { 20725 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20715 { 20725 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20716 { 20725 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20721 { 20739 /* v_cmpx_ne_i32_e32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20722 { 20739 /* v_cmpx_ne_i32_e32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20723 { 20739 /* v_cmpx_ne_i32_e32 */, AMDGPU::V_CMPX_NE_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20740 { 20821 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20741 { 20821 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20742 { 20821 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20747 { 20835 /* v_cmpx_ne_u32_e32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20748 { 20835 /* v_cmpx_ne_u32_e32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20749 { 20835 /* v_cmpx_ne_u32_e32 */, AMDGPU::V_CMPX_NE_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20946 { 21617 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20947 { 21617 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20948 { 21617 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20953 { 21630 /* v_cmpx_t_i32_e32 */, AMDGPU::V_CMPX_T_I32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20954 { 21630 /* v_cmpx_t_i32_e32 */, AMDGPU::V_CMPX_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20955 { 21630 /* v_cmpx_t_i32_e32 */, AMDGPU::V_CMPX_T_I32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20970 { 21707 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20971 { 21707 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20972 { 21707 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },
20977 { 21720 /* v_cmpx_t_u32_e32 */, AMDGPU::V_CMPX_T_U32_e32_gfx10, Convert__VSrcB321_0__Reg1_1, AMFBS_HasNoSdstCMPX_isGFX10Plus, { MCK_VSrcB32, MCK_VGPR_32 }, },
20978 { 21720 /* v_cmpx_t_u32_e32 */, AMDGPU::V_CMPX_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX6GFX7, { MCK_VSrcB32, MCK_VGPR_32 }, },
20979 { 21720 /* v_cmpx_t_u32_e32 */, AMDGPU::V_CMPX_T_U32_e32_vi, Convert__VSrcB321_0__Reg1_1, AMFBS_isGFX8GFX9, { MCK_VSrcB32, MCK_VGPR_32 }, },