|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc17562 { 7827 /* s_and_b64 */, AMDGPU::S_AND_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
17563 { 7827 /* s_and_b64 */, AMDGPU::S_AND_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
17564 { 7827 /* s_and_b64 */, AMDGPU::S_AND_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
17578 { 7967 /* s_andn2_b64 */, AMDGPU::S_ANDN2_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
17579 { 7967 /* s_andn2_b64 */, AMDGPU::S_ANDN2_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
17580 { 7967 /* s_andn2_b64 */, AMDGPU::S_ANDN2_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18214 { 10218 /* s_cselect_b64 */, AMDGPU::S_CSELECT_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18215 { 10218 /* s_cselect_b64 */, AMDGPU::S_CSELECT_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18216 { 10218 /* s_cselect_b64 */, AMDGPU::S_CSELECT_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18385 { 11064 /* s_nand_b64 */, AMDGPU::S_NAND_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18386 { 11064 /* s_nand_b64 */, AMDGPU::S_NAND_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18387 { 11064 /* s_nand_b64 */, AMDGPU::S_NAND_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18396 { 11131 /* s_nor_b64 */, AMDGPU::S_NOR_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18397 { 11131 /* s_nor_b64 */, AMDGPU::S_NOR_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18398 { 11131 /* s_nor_b64 */, AMDGPU::S_NOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18412 { 11208 /* s_or_b64 */, AMDGPU::S_OR_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18413 { 11208 /* s_or_b64 */, AMDGPU::S_OR_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18414 { 11208 /* s_or_b64 */, AMDGPU::S_OR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18425 { 11304 /* s_orn2_b64 */, AMDGPU::S_ORN2_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18426 { 11304 /* s_orn2_b64 */, AMDGPU::S_ORN2_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18427 { 11304 /* s_orn2_b64 */, AMDGPU::S_ORN2_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18546 { 12162 /* s_xnor_b64 */, AMDGPU::S_XNOR_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18547 { 12162 /* s_xnor_b64 */, AMDGPU::S_XNOR_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18548 { 12162 /* s_xnor_b64 */, AMDGPU::S_XNOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18556 { 12223 /* s_xor_b64 */, AMDGPU::S_XOR_B64_gfx10, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18557 { 12223 /* s_xor_b64 */, AMDGPU::S_XOR_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
18558 { 12223 /* s_xor_b64 */, AMDGPU::S_XOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },