|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc17544 { 7761 /* s_absdiff_i32 */, AMDGPU::S_ABSDIFF_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17545 { 7761 /* s_absdiff_i32 */, AMDGPU::S_ABSDIFF_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17546 { 7761 /* s_absdiff_i32 */, AMDGPU::S_ABSDIFF_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17547 { 7775 /* s_add_i32 */, AMDGPU::S_ADD_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17548 { 7775 /* s_add_i32 */, AMDGPU::S_ADD_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17549 { 7775 /* s_add_i32 */, AMDGPU::S_ADD_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17550 { 7785 /* s_add_u32 */, AMDGPU::S_ADD_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17551 { 7785 /* s_add_u32 */, AMDGPU::S_ADD_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17552 { 7785 /* s_add_u32 */, AMDGPU::S_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17553 { 7795 /* s_addc_u32 */, AMDGPU::S_ADDC_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17554 { 7795 /* s_addc_u32 */, AMDGPU::S_ADDC_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17555 { 7795 /* s_addc_u32 */, AMDGPU::S_ADDC_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17559 { 7817 /* s_and_b32 */, AMDGPU::S_AND_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17560 { 7817 /* s_and_b32 */, AMDGPU::S_AND_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17561 { 7817 /* s_and_b32 */, AMDGPU::S_AND_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17575 { 7955 /* s_andn2_b32 */, AMDGPU::S_ANDN2_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17576 { 7955 /* s_andn2_b32 */, AMDGPU::S_ANDN2_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17577 { 7955 /* s_andn2_b32 */, AMDGPU::S_ANDN2_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17588 { 8059 /* s_ashr_i32 */, AMDGPU::S_ASHR_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17589 { 8059 /* s_ashr_i32 */, AMDGPU::S_ASHR_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17590 { 8059 /* s_ashr_i32 */, AMDGPU::S_ASHR_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17823 { 8579 /* s_bfe_i32 */, AMDGPU::S_BFE_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17824 { 8579 /* s_bfe_i32 */, AMDGPU::S_BFE_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17825 { 8579 /* s_bfe_i32 */, AMDGPU::S_BFE_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17829 { 8599 /* s_bfe_u32 */, AMDGPU::S_BFE_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17830 { 8599 /* s_bfe_u32 */, AMDGPU::S_BFE_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17831 { 8599 /* s_bfe_u32 */, AMDGPU::S_BFE_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17835 { 8619 /* s_bfm_b32 */, AMDGPU::S_BFM_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17836 { 8619 /* s_bfm_b32 */, AMDGPU::S_BFM_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17837 { 8619 /* s_bfm_b32 */, AMDGPU::S_BFM_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
17838 { 8629 /* s_bfm_b64 */, AMDGPU::S_BFM_B64_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB32, MCK_SSrcB32 }, },
17839 { 8629 /* s_bfm_b64 */, AMDGPU::S_BFM_B64_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_64, MCK_SSrcB32, MCK_SSrcB32 }, },
17840 { 8629 /* s_bfm_b64 */, AMDGPU::S_BFM_B64_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB32, MCK_SSrcB32 }, },
18211 { 10204 /* s_cselect_b32 */, AMDGPU::S_CSELECT_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18212 { 10204 /* s_cselect_b32 */, AMDGPU::S_CSELECT_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18213 { 10204 /* s_cselect_b32 */, AMDGPU::S_CSELECT_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18308 { 10700 /* s_lshl1_add_u32 */, AMDGPU::S_LSHL1_ADD_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18309 { 10700 /* s_lshl1_add_u32 */, AMDGPU::S_LSHL1_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18310 { 10716 /* s_lshl2_add_u32 */, AMDGPU::S_LSHL2_ADD_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18311 { 10716 /* s_lshl2_add_u32 */, AMDGPU::S_LSHL2_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18312 { 10732 /* s_lshl3_add_u32 */, AMDGPU::S_LSHL3_ADD_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18313 { 10732 /* s_lshl3_add_u32 */, AMDGPU::S_LSHL3_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18314 { 10748 /* s_lshl4_add_u32 */, AMDGPU::S_LSHL4_ADD_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18315 { 10748 /* s_lshl4_add_u32 */, AMDGPU::S_LSHL4_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18316 { 10764 /* s_lshl_b32 */, AMDGPU::S_LSHL_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18317 { 10764 /* s_lshl_b32 */, AMDGPU::S_LSHL_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18318 { 10764 /* s_lshl_b32 */, AMDGPU::S_LSHL_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18322 { 10786 /* s_lshr_b32 */, AMDGPU::S_LSHR_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18323 { 10786 /* s_lshr_b32 */, AMDGPU::S_LSHR_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18324 { 10786 /* s_lshr_b32 */, AMDGPU::S_LSHR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18328 { 10808 /* s_max_i32 */, AMDGPU::S_MAX_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18329 { 10808 /* s_max_i32 */, AMDGPU::S_MAX_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18330 { 10808 /* s_max_i32 */, AMDGPU::S_MAX_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18331 { 10818 /* s_max_u32 */, AMDGPU::S_MAX_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18332 { 10818 /* s_max_u32 */, AMDGPU::S_MAX_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18333 { 10818 /* s_max_u32 */, AMDGPU::S_MAX_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18339 { 10852 /* s_min_i32 */, AMDGPU::S_MIN_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18340 { 10852 /* s_min_i32 */, AMDGPU::S_MIN_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18341 { 10852 /* s_min_i32 */, AMDGPU::S_MIN_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18342 { 10862 /* s_min_u32 */, AMDGPU::S_MIN_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18343 { 10862 /* s_min_u32 */, AMDGPU::S_MIN_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18344 { 10862 /* s_min_u32 */, AMDGPU::S_MIN_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18372 { 11006 /* s_mul_hi_i32 */, AMDGPU::S_MUL_HI_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18373 { 11006 /* s_mul_hi_i32 */, AMDGPU::S_MUL_HI_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18374 { 11019 /* s_mul_hi_u32 */, AMDGPU::S_MUL_HI_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18375 { 11019 /* s_mul_hi_u32 */, AMDGPU::S_MUL_HI_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18376 { 11032 /* s_mul_i32 */, AMDGPU::S_MUL_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18377 { 11032 /* s_mul_i32 */, AMDGPU::S_MUL_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18378 { 11032 /* s_mul_i32 */, AMDGPU::S_MUL_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18382 { 11053 /* s_nand_b32 */, AMDGPU::S_NAND_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18383 { 11053 /* s_nand_b32 */, AMDGPU::S_NAND_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18384 { 11053 /* s_nand_b32 */, AMDGPU::S_NAND_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18393 { 11121 /* s_nor_b32 */, AMDGPU::S_NOR_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18394 { 11121 /* s_nor_b32 */, AMDGPU::S_NOR_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18395 { 11121 /* s_nor_b32 */, AMDGPU::S_NOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18409 { 11199 /* s_or_b32 */, AMDGPU::S_OR_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18410 { 11199 /* s_or_b32 */, AMDGPU::S_OR_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18411 { 11199 /* s_or_b32 */, AMDGPU::S_OR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18422 { 11293 /* s_orn2_b32 */, AMDGPU::S_ORN2_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18423 { 11293 /* s_orn2_b32 */, AMDGPU::S_ORN2_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18424 { 11293 /* s_orn2_b32 */, AMDGPU::S_ORN2_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18432 { 11355 /* s_pack_hh_b32_b16 */, AMDGPU::S_PACK_HH_B32_B16_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18433 { 11355 /* s_pack_hh_b32_b16 */, AMDGPU::S_PACK_HH_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18434 { 11373 /* s_pack_lh_b32_b16 */, AMDGPU::S_PACK_LH_B32_B16_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18435 { 11373 /* s_pack_lh_b32_b16 */, AMDGPU::S_PACK_LH_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18436 { 11391 /* s_pack_ll_b32_b16 */, AMDGPU::S_PACK_LL_B32_B16_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18437 { 11391 /* s_pack_ll_b32_b16 */, AMDGPU::S_PACK_LL_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18511 { 11881 /* s_sub_i32 */, AMDGPU::S_SUB_I32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18512 { 11881 /* s_sub_i32 */, AMDGPU::S_SUB_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18513 { 11881 /* s_sub_i32 */, AMDGPU::S_SUB_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18514 { 11891 /* s_sub_u32 */, AMDGPU::S_SUB_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18515 { 11891 /* s_sub_u32 */, AMDGPU::S_SUB_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18516 { 11891 /* s_sub_u32 */, AMDGPU::S_SUB_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18517 { 11901 /* s_subb_u32 */, AMDGPU::S_SUBB_U32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18518 { 11901 /* s_subb_u32 */, AMDGPU::S_SUBB_U32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18519 { 11901 /* s_subb_u32 */, AMDGPU::S_SUBB_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18543 { 12151 /* s_xnor_b32 */, AMDGPU::S_XNOR_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18544 { 12151 /* s_xnor_b32 */, AMDGPU::S_XNOR_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18545 { 12151 /* s_xnor_b32 */, AMDGPU::S_XNOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18553 { 12213 /* s_xor_b32 */, AMDGPU::S_XOR_B32_gfx10, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18554 { 12213 /* s_xor_b32 */, AMDGPU::S_XOR_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
18555 { 12213 /* s_xor_b32 */, AMDGPU::S_XOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },