|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc17541 { 7751 /* s_abs_i32 */, AMDGPU::S_ABS_I32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17542 { 7751 /* s_abs_i32 */, AMDGPU::S_ABS_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
17543 { 7751 /* s_abs_i32 */, AMDGPU::S_ABS_I32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
17565 { 7837 /* s_and_saveexec_b32 */, AMDGPU::S_AND_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17569 { 7875 /* s_andn1_saveexec_b32 */, AMDGPU::S_ANDN1_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17572 { 7917 /* s_andn1_wrexec_b32 */, AMDGPU::S_ANDN1_WREXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17581 { 7979 /* s_andn2_saveexec_b32 */, AMDGPU::S_ANDN2_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17585 { 8021 /* s_andn2_wrexec_b32 */, AMDGPU::S_ANDN2_WREXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17811 { 8515 /* s_bcnt0_i32_b32 */, AMDGPU::S_BCNT0_I32_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17812 { 8515 /* s_bcnt0_i32_b32 */, AMDGPU::S_BCNT0_I32_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
17813 { 8515 /* s_bcnt0_i32_b32 */, AMDGPU::S_BCNT0_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
17817 { 8547 /* s_bcnt1_i32_b32 */, AMDGPU::S_BCNT1_I32_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17818 { 8547 /* s_bcnt1_i32_b32 */, AMDGPU::S_BCNT1_I32_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
17819 { 8547 /* s_bcnt1_i32_b32 */, AMDGPU::S_BCNT1_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
17845 { 8695 /* s_bitreplicate_b64_b32 */, AMDGPU::S_BITREPLICATE_B64_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX9Plus_isGFX10Plus, { MCK_SReg_64, MCK_SSrcB32 }, },
17846 { 8695 /* s_bitreplicate_b64_b32 */, AMDGPU::S_BITREPLICATE_B64_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX9Plus_isGFX8GFX9, { MCK_SReg_64, MCK_SSrcB32 }, },
17861 { 8783 /* s_brev_b32 */, AMDGPU::S_BREV_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
17862 { 8783 /* s_brev_b32 */, AMDGPU::S_BREV_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
17863 { 8783 /* s_brev_b32 */, AMDGPU::S_BREV_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18151 { 9809 /* s_cmov_b32 */, AMDGPU::S_CMOV_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18152 { 9809 /* s_cmov_b32 */, AMDGPU::S_CMOV_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18153 { 9809 /* s_cmov_b32 */, AMDGPU::S_CMOV_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18238 { 10405 /* s_ff0_i32_b32 */, AMDGPU::S_FF0_I32_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18239 { 10405 /* s_ff0_i32_b32 */, AMDGPU::S_FF0_I32_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18240 { 10405 /* s_ff0_i32_b32 */, AMDGPU::S_FF0_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18244 { 10433 /* s_ff1_i32_b32 */, AMDGPU::S_FF1_I32_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18245 { 10433 /* s_ff1_i32_b32 */, AMDGPU::S_FF1_I32_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18246 { 10433 /* s_ff1_i32_b32 */, AMDGPU::S_FF1_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18250 { 10461 /* s_flbit_i32 */, AMDGPU::S_FLBIT_I32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18251 { 10461 /* s_flbit_i32 */, AMDGPU::S_FLBIT_I32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18252 { 10461 /* s_flbit_i32 */, AMDGPU::S_FLBIT_I32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18253 { 10473 /* s_flbit_i32_b32 */, AMDGPU::S_FLBIT_I32_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18254 { 10473 /* s_flbit_i32_b32 */, AMDGPU::S_FLBIT_I32_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18255 { 10473 /* s_flbit_i32_b32 */, AMDGPU::S_FLBIT_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18345 { 10872 /* s_mov_b32 */, AMDGPU::S_MOV_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18346 { 10872 /* s_mov_b32 */, AMDGPU::S_MOV_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18347 { 10872 /* s_mov_b32 */, AMDGPU::S_MOV_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18351 { 10892 /* s_mov_fed_b32 */, AMDGPU::S_MOV_FED_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18352 { 10892 /* s_mov_fed_b32 */, AMDGPU::S_MOV_FED_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18353 { 10892 /* s_mov_fed_b32 */, AMDGPU::S_MOV_FED_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18354 { 10906 /* s_mov_regrd_b32 */, AMDGPU::S_MOV_REGRD_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7GFX8GFX9_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18355 { 10906 /* s_mov_regrd_b32 */, AMDGPU::S_MOV_REGRD_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7GFX8GFX9_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18359 { 10933 /* s_movreld_b32 */, AMDGPU::S_MOVRELD_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18360 { 10933 /* s_movreld_b32 */, AMDGPU::S_MOVRELD_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18361 { 10933 /* s_movreld_b32 */, AMDGPU::S_MOVRELD_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18365 { 10961 /* s_movrels_b32 */, AMDGPU::S_MOVRELS_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18366 { 10961 /* s_movrels_b32 */, AMDGPU::S_MOVRELS_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18367 { 10961 /* s_movrels_b32 */, AMDGPU::S_MOVRELS_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18371 { 10989 /* s_movrelsd_2_b32 */, AMDGPU::S_MOVRELSD_2_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18388 { 11075 /* s_nand_saveexec_b32 */, AMDGPU::S_NAND_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18399 { 11141 /* s_nor_saveexec_b32 */, AMDGPU::S_NOR_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18403 { 11179 /* s_not_b32 */, AMDGPU::S_NOT_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18404 { 11179 /* s_not_b32 */, AMDGPU::S_NOT_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18405 { 11179 /* s_not_b32 */, AMDGPU::S_NOT_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18415 { 11217 /* s_or_saveexec_b32 */, AMDGPU::S_OR_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18419 { 11253 /* s_orn1_saveexec_b32 */, AMDGPU::S_ORN1_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18428 { 11315 /* s_orn2_saveexec_b32 */, AMDGPU::S_ORN2_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18438 { 11409 /* s_quadmask_b32 */, AMDGPU::S_QUADMASK_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18439 { 11409 /* s_quadmask_b32 */, AMDGPU::S_QUADMASK_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18440 { 11409 /* s_quadmask_b32 */, AMDGPU::S_QUADMASK_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18492 { 11798 /* s_sext_i32_i16 */, AMDGPU::S_SEXT_I32_I16_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18493 { 11798 /* s_sext_i32_i16 */, AMDGPU::S_SEXT_I32_I16_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18494 { 11798 /* s_sext_i32_i16 */, AMDGPU::S_SEXT_I32_I16_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18495 { 11813 /* s_sext_i32_i8 */, AMDGPU::S_SEXT_I32_I8_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18496 { 11813 /* s_sext_i32_i8 */, AMDGPU::S_SEXT_I32_I8_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18497 { 11813 /* s_sext_i32_i8 */, AMDGPU::S_SEXT_I32_I8_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18537 { 12131 /* s_wqm_b32 */, AMDGPU::S_WQM_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18538 { 12131 /* s_wqm_b32 */, AMDGPU::S_WQM_B32_gfx6_gfx7, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX6GFX7, { MCK_SReg_32, MCK_SSrcB32 }, },
18539 { 12131 /* s_wqm_b32 */, AMDGPU::S_WQM_B32_vi, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX8GFX9, { MCK_SReg_32, MCK_SSrcB32 }, },
18549 { 12173 /* s_xnor_saveexec_b32 */, AMDGPU::S_XNOR_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },
18559 { 12233 /* s_xor_saveexec_b32 */, AMDGPU::S_XOR_SAVEEXEC_B32_gfx10, Convert__Reg1_0__SSrcB321_1, AMFBS_isGFX10Plus_isGFX10Plus, { MCK_SReg_32, MCK_SSrcB32 }, },