|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc18907 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18919 { 13713 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
18939 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
18951 { 13809 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
18971 { 13869 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
18983 { 13899 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19003 { 13959 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19015 { 13989 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19035 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19047 { 14075 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19063 { 14131 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19075 { 14159 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19091 { 14215 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19103 { 14243 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19123 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19135 { 14331 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19155 { 14391 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19167 { 14421 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19187 { 14481 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19199 { 14511 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19219 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19231 { 14601 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19251 { 14661 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19263 { 14691 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19283 { 14751 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19295 { 14781 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19315 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19327 { 14871 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19347 { 14931 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19359 { 14961 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19379 { 15021 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19391 { 15051 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19411 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19423 { 15141 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19443 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19455 { 15231 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19475 { 15291 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19487 { 15321 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19507 { 15381 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19519 { 15411 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19539 { 15471 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19551 { 15501 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19571 { 15561 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19583 { 15591 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19603 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19615 { 15685 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19635 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19647 { 15781 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19667 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19679 { 15877 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19699 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19711 { 15973 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19731 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19743 { 16069 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19763 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19775 { 16165 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19795 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19807 { 16253 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19823 { 16309 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19835 { 16337 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19851 { 16393 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
19863 { 16421 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
19883 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19895 { 16513 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19915 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19927 { 16601 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19937 { 16629 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19941 { 16661 /* v_cmps_eq_f64 */, AMDGPU::V_CMPS_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19945 { 16693 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19949 { 16723 /* v_cmps_f_f64 */, AMDGPU::V_CMPS_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19953 { 16753 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19957 { 16785 /* v_cmps_ge_f64 */, AMDGPU::V_CMPS_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19961 { 16817 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19965 { 16849 /* v_cmps_gt_f64 */, AMDGPU::V_CMPS_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19969 { 16881 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19973 { 16913 /* v_cmps_le_f64 */, AMDGPU::V_CMPS_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19977 { 16945 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19981 { 16977 /* v_cmps_lg_f64 */, AMDGPU::V_CMPS_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19985 { 17009 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19989 { 17041 /* v_cmps_lt_f64 */, AMDGPU::V_CMPS_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
19993 { 17073 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
19997 { 17107 /* v_cmps_neq_f64 */, AMDGPU::V_CMPS_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20001 { 17141 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20005 { 17175 /* v_cmps_nge_f64 */, AMDGPU::V_CMPS_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20009 { 17209 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20013 { 17243 /* v_cmps_ngt_f64 */, AMDGPU::V_CMPS_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20017 { 17277 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20021 { 17311 /* v_cmps_nle_f64 */, AMDGPU::V_CMPS_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20025 { 17345 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20029 { 17379 /* v_cmps_nlg_f64 */, AMDGPU::V_CMPS_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20033 { 17413 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20037 { 17447 /* v_cmps_nlt_f64 */, AMDGPU::V_CMPS_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20041 { 17481 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20045 { 17511 /* v_cmps_o_f64 */, AMDGPU::V_CMPS_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20049 { 17541 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20053 { 17575 /* v_cmps_tru_f64 */, AMDGPU::V_CMPS_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20057 { 17609 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20061 { 17639 /* v_cmps_u_f64 */, AMDGPU::V_CMPS_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20065 { 17669 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20069 { 17703 /* v_cmpsx_eq_f64 */, AMDGPU::V_CMPSX_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20073 { 17737 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20077 { 17769 /* v_cmpsx_f_f64 */, AMDGPU::V_CMPSX_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20081 { 17801 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20085 { 17835 /* v_cmpsx_ge_f64 */, AMDGPU::V_CMPSX_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20089 { 17869 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20093 { 17903 /* v_cmpsx_gt_f64 */, AMDGPU::V_CMPSX_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20097 { 17937 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20101 { 17971 /* v_cmpsx_le_f64 */, AMDGPU::V_CMPSX_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20105 { 18005 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20109 { 18039 /* v_cmpsx_lg_f64 */, AMDGPU::V_CMPSX_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20113 { 18073 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20117 { 18107 /* v_cmpsx_lt_f64 */, AMDGPU::V_CMPSX_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20121 { 18141 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20125 { 18177 /* v_cmpsx_neq_f64 */, AMDGPU::V_CMPSX_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20129 { 18213 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20133 { 18249 /* v_cmpsx_nge_f64 */, AMDGPU::V_CMPSX_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20137 { 18285 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20141 { 18321 /* v_cmpsx_ngt_f64 */, AMDGPU::V_CMPSX_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20145 { 18357 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20149 { 18393 /* v_cmpsx_nle_f64 */, AMDGPU::V_CMPSX_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20153 { 18429 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20157 { 18465 /* v_cmpsx_nlg_f64 */, AMDGPU::V_CMPSX_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20161 { 18501 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20165 { 18537 /* v_cmpsx_nlt_f64 */, AMDGPU::V_CMPSX_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20169 { 18573 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20173 { 18605 /* v_cmpsx_o_f64 */, AMDGPU::V_CMPSX_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20177 { 18637 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20181 { 18673 /* v_cmpsx_tru_f64 */, AMDGPU::V_CMPSX_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20185 { 18709 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20189 { 18741 /* v_cmpsx_u_f64 */, AMDGPU::V_CMPSX_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20201 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20211 { 18849 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
20227 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20237 { 18951 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20253 { 19015 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20263 { 19047 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20279 { 19111 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20289 { 19143 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20305 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20315 { 19235 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20329 { 19295 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20339 { 19325 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20353 { 19385 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20363 { 19415 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20379 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20389 { 19509 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20405 { 19573 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20415 { 19605 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20431 { 19669 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20441 { 19701 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20457 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20467 { 19797 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20483 { 19861 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20493 { 19893 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20509 { 19957 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20519 { 19989 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20535 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20545 { 20085 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20561 { 20149 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20571 { 20181 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20587 { 20245 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20597 { 20277 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20613 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20623 { 20373 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20639 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20649 { 20469 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20665 { 20533 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20675 { 20565 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20691 { 20629 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20701 { 20661 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20717 { 20725 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20727 { 20757 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20743 { 20821 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20753 { 20853 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20769 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20779 { 20953 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20795 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20805 { 21055 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20821 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20831 { 21157 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20847 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20857 { 21259 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20873 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20883 { 21361 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20899 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20909 { 21463 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20925 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
20935 { 21557 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
20949 { 21617 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20959 { 21647 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20973 { 21707 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
20983 { 21737 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
20999 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21009 { 21835 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
21025 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
21035 { 21929 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave64, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },