|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc18910 { 13677 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18922 { 13713 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VGPR_32 }, },
18942 { 13779 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
18954 { 13809 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
18974 { 13869 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
18986 { 13899 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19006 { 13959 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19018 { 13989 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19038 { 14047 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19050 { 14075 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19066 { 14131 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19078 { 14159 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19094 { 14215 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19106 { 14243 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19126 { 14301 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19138 { 14331 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19158 { 14391 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19170 { 14421 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19190 { 14481 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19202 { 14511 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19222 { 14571 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19234 { 14601 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19254 { 14661 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19266 { 14691 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19286 { 14751 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19298 { 14781 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19318 { 14841 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19330 { 14871 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19350 { 14931 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19362 { 14961 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19382 { 15021 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19394 { 15051 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19414 { 15111 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19426 { 15141 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19446 { 15201 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19458 { 15231 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19478 { 15291 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19490 { 15321 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19510 { 15381 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19522 { 15411 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19542 { 15471 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19554 { 15501 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19574 { 15561 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19586 { 15591 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19606 { 15653 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19618 { 15685 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19638 { 15749 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19650 { 15781 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19670 { 15845 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19682 { 15877 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19702 { 15941 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19714 { 15973 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19734 { 16037 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19746 { 16069 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19766 { 16133 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19778 { 16165 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19798 { 16225 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19810 { 16253 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19826 { 16309 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19838 { 16337 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19854 { 16393 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
19866 { 16421 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
19886 { 16481 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19898 { 16513 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19918 { 16573 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19930 { 16601 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19938 { 16629 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19942 { 16661 /* v_cmps_eq_f64 */, AMDGPU::V_CMPS_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19946 { 16693 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19950 { 16723 /* v_cmps_f_f64 */, AMDGPU::V_CMPS_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19954 { 16753 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19958 { 16785 /* v_cmps_ge_f64 */, AMDGPU::V_CMPS_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19962 { 16817 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19966 { 16849 /* v_cmps_gt_f64 */, AMDGPU::V_CMPS_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19970 { 16881 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19974 { 16913 /* v_cmps_le_f64 */, AMDGPU::V_CMPS_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19978 { 16945 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19982 { 16977 /* v_cmps_lg_f64 */, AMDGPU::V_CMPS_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19986 { 17009 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19990 { 17041 /* v_cmps_lt_f64 */, AMDGPU::V_CMPS_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
19994 { 17073 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
19998 { 17107 /* v_cmps_neq_f64 */, AMDGPU::V_CMPS_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20002 { 17141 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20006 { 17175 /* v_cmps_nge_f64 */, AMDGPU::V_CMPS_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20010 { 17209 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20014 { 17243 /* v_cmps_ngt_f64 */, AMDGPU::V_CMPS_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20018 { 17277 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20022 { 17311 /* v_cmps_nle_f64 */, AMDGPU::V_CMPS_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20026 { 17345 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20030 { 17379 /* v_cmps_nlg_f64 */, AMDGPU::V_CMPS_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20034 { 17413 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20038 { 17447 /* v_cmps_nlt_f64 */, AMDGPU::V_CMPS_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20042 { 17481 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20046 { 17511 /* v_cmps_o_f64 */, AMDGPU::V_CMPS_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20050 { 17541 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20054 { 17575 /* v_cmps_tru_f64 */, AMDGPU::V_CMPS_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20058 { 17609 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20062 { 17639 /* v_cmps_u_f64 */, AMDGPU::V_CMPS_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20066 { 17669 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20070 { 17703 /* v_cmpsx_eq_f64 */, AMDGPU::V_CMPSX_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20074 { 17737 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20078 { 17769 /* v_cmpsx_f_f64 */, AMDGPU::V_CMPSX_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20082 { 17801 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20086 { 17835 /* v_cmpsx_ge_f64 */, AMDGPU::V_CMPSX_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20090 { 17869 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20094 { 17903 /* v_cmpsx_gt_f64 */, AMDGPU::V_CMPSX_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20098 { 17937 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20102 { 17971 /* v_cmpsx_le_f64 */, AMDGPU::V_CMPSX_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20106 { 18005 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20110 { 18039 /* v_cmpsx_lg_f64 */, AMDGPU::V_CMPSX_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20114 { 18073 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20118 { 18107 /* v_cmpsx_lt_f64 */, AMDGPU::V_CMPSX_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20122 { 18141 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20126 { 18177 /* v_cmpsx_neq_f64 */, AMDGPU::V_CMPSX_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20130 { 18213 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20134 { 18249 /* v_cmpsx_nge_f64 */, AMDGPU::V_CMPSX_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20138 { 18285 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20142 { 18321 /* v_cmpsx_ngt_f64 */, AMDGPU::V_CMPSX_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20146 { 18357 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20150 { 18393 /* v_cmpsx_nle_f64 */, AMDGPU::V_CMPSX_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20154 { 18429 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20158 { 18465 /* v_cmpsx_nlg_f64 */, AMDGPU::V_CMPSX_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20162 { 18501 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20166 { 18537 /* v_cmpsx_nlt_f64 */, AMDGPU::V_CMPSX_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20170 { 18573 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20174 { 18605 /* v_cmpsx_o_f64 */, AMDGPU::V_CMPSX_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20178 { 18637 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20182 { 18673 /* v_cmpsx_tru_f64 */, AMDGPU::V_CMPSX_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20186 { 18709 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20190 { 18741 /* v_cmpsx_u_f64 */, AMDGPU::V_CMPSX_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20203 { 18811 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20213 { 18849 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VGPR_32 }, },
20229 { 18919 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20239 { 18951 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20255 { 19015 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20265 { 19047 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20281 { 19111 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20291 { 19143 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20307 { 19205 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20317 { 19235 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20331 { 19295 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20341 { 19325 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20355 { 19385 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20365 { 19415 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20381 { 19477 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20391 { 19509 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20407 { 19573 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20417 { 19605 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20433 { 19669 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20443 { 19701 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20459 { 19765 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20469 { 19797 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20485 { 19861 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20495 { 19893 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20511 { 19957 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20521 { 19989 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20537 { 20053 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20547 { 20085 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20563 { 20149 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20573 { 20181 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20589 { 20245 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20599 { 20277 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20615 { 20341 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20625 { 20373 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20641 { 20437 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20651 { 20469 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20667 { 20533 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20677 { 20565 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20693 { 20629 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20703 { 20661 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20719 { 20725 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20729 { 20757 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20745 { 20821 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20755 { 20853 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20771 { 20919 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20781 { 20953 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20797 { 21021 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20807 { 21055 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20823 { 21123 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20833 { 21157 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20849 { 21225 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20859 { 21259 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20875 { 21327 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20885 { 21361 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20901 { 21429 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20911 { 21463 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20927 { 21527 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
20937 { 21557 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
20951 { 21617 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20961 { 21647 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
20975 { 21707 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_gfx6_gfx7, Convert__VSrcB321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB32, MCK_VGPR_32 }, },
20985 { 21737 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e32_gfx6_gfx7, Convert__VSrcB641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcB64, MCK_VReg_64 }, },
21001 { 21801 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21011 { 21835 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },
21027 { 21899 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7, Convert__VSrcF321_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF32, MCK_VGPR_32 }, },
21037 { 21929 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e32_gfx6_gfx7, Convert__VSrcF641_1__Reg1_2, AMFBS_isGFX6GFX7_isGFX6GFX7_isWave32, { MCK_VCC_LO, MCK_VSrcF64, MCK_VReg_64 }, },