|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc18619 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_3__TypedVectorList4_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
18620 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_3__TypedVectorList4_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18627 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_151_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_b, MCK_VecListFour128, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
18628 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_151_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_b, MCK_VecListFour128, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25977 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_3__TypedVectorList4_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
25978 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_3__TypedVectorList4_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25985 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_151_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_b, MCK_VecListFour128, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
25986 { 5311 /* st4 */, AArch64::ST4i8_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_151_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_b, MCK_VecListFour128, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc24802 case AArch64::ST4i8_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc25518 case AArch64::ST4i8_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12964 case AArch64::ST4i8_POST: {
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 4168 SelectPostStoreLane(Node, 4, AArch64::ST4i8_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 672 { AArch64::ST4i8_POST, "st4", ".b", 1, true, 4 },