|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc18461 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18462 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18469 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_4__VecListTwo1281_1__IndexRange0_11_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListTwo128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18470 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_4__VecListTwo1281_1__IndexRange0_11_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListTwo128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25819 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25820 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25827 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_4__VecListTwo1281_1__IndexRange0_11_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListTwo128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25828 { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_4__VecListTwo1281_1__IndexRange0_11_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListTwo128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc24375 case AArch64::ST2i64_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc25091 case AArch64::ST2i64_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc13006 case AArch64::ST2i64_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 4140 SelectPostStoreLane(Node, 2, AArch64::ST2i64_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 631 { AArch64::ST2i64_POST, "st2", ".d", 1, true, 16 },