|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc18173 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_2__TypedVectorList2_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
18174 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_2__TypedVectorList2_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18237 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_3__VecListTwo1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListTwo128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
18238 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_3__VecListTwo1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListTwo128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25531 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_2__TypedVectorList2_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
25532 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_2__TypedVectorList2_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25595 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_3__VecListTwo1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListTwo128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
25596 { 5234 /* st1 */, AArch64::ST1Twov8h_POST, Convert__Reg1_3__VecListTwo1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListTwo128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc24083 case AArch64::ST1Twov8h_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc24799 case AArch64::ST1Twov8h_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12818 case AArch64::ST1Twov8h_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 4050 SelectPostStore(Node, 2, AArch64::ST1Twov8h_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 585 { AArch64::ST1Twov8h_POST, "st1", ".8h", 1, false, 32 },