|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc17981 { 5127 /* sshll */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_0__VectorReg641_2__Imm0_311_4, AMFBS_HasNEON, { MCK_VectorReg128, MCK__DOT_2d, MCK_VectorReg64, MCK__DOT_2s, MCK_Imm0_31 }, },
19059 { 6086 /* sxtl */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_1__VectorReg641_2__imm_95_0, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg64 }, },
19062 { 6086 /* sxtl */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_0__VectorReg641_2__imm_95_0, AMFBS_None, { MCK_VectorReg128, MCK__DOT_2d, MCK_VectorReg64, MCK__DOT_2s }, },
25339 { 5127 /* sshll */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_1__VectorReg641_2__Imm0_311_3, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg64, MCK_Imm0_31 }, },
26417 { 6086 /* sxtl */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_1__VectorReg641_2__imm_95_0, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg64 }, },
26420 { 6086 /* sxtl */, AArch64::SSHLLv2i32_shift, Convert__VectorReg1281_0__VectorReg641_2__imm_95_0, AMFBS_None, { MCK_VectorReg128, MCK__DOT_2d, MCK_VectorReg64, MCK__DOT_2s }, },
gen/lib/Target/AArch64/AArch64GenDAGISel.inc94779 /*215152*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104207 /*233128*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104227 /*233190*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104319 /*233471*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104345 /*233555*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104416 /*233754*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104436 /*233814*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104528 /*234087*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
104554 /*234169*/ OPC_EmitNode1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
108115 /*241416*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::SSHLLv2i32_shift), 0,
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc37286 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLLv2i32_shift,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc 9555 case AArch64::SSHLLv2i32_shift: