reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
15586   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_2__TypedVectorList4_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
15587   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_2__TypedVectorList4_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15604   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
15605   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22944   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_2__TypedVectorList4_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22945   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_2__TypedVectorList4_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22962   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22963   { 2032 /* ld4 */, AArch64::LD4Fourv8h_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc
19164   case AArch64::LD4Fourv8h_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc
19880   case AArch64::LD4Fourv8h_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
12778     case AArch64::LD4Fourv8h_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp
  480   case AArch64::LD4Fourv8h_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
 3662       SelectPostLoad(Node, 4, AArch64::LD4Fourv8h_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp
  546   { AArch64::LD4Fourv8h_POST,   "ld4",  ".8h",    1, false, 64 },