|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15574 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_2__TypedVectorList4_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
15575 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_2__TypedVectorList4_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15592 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
15593 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22932 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_2__TypedVectorList4_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22933 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_2__TypedVectorList4_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22950 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22951 { 2032 /* ld4 */, AArch64::LD4Fourv16b_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc19086 case AArch64::LD4Fourv16b_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc19802 case AArch64::LD4Fourv16b_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12772 case AArch64::LD4Fourv16b_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 481 case AArch64::LD4Fourv16b_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3656 SelectPostLoad(Node, 4, AArch64::LD4Fourv16b_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 545 { AArch64::LD4Fourv16b_POST, "ld4", ".16b", 1, false, 64 },